

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. *** shows the word which can not be translated.

3. In the drawings, any words are not translated.

[Claim(s)]

[Claim 1] It is the output circuit which outputs the output signal which is constituted and changes from a CMOS inverter circuit on external power level based on the input signal made binary. An electrical potential difference only with the low threshold of high potential side power-source level to a PMOS transistor, If the gate of each transistor is supplied from low voltage side power-source level by making the electrical potential difference between the electrical potential differences only with the high threshold of an NMOS transistor into reference voltage and said input signal is set to the 1st level While raising the source potential of both transistors synchronously and making source potential of a PMOS transistor into high potential side power-source level If the electrical potential difference between the gate sources of an NMOS transistor is made lower than the threshold and said input signal is set to the 2nd level The output circuit characterized by having the potential control circuit which makes the electrical potential difference between the gate sources of a PMOS transistor lower than the threshold while dropping the source potential of both transistors synchronously and making source potential of an NMOS transistor into low voltage side power-source level.

[Claim 2] In an output circuit according to claim 1 said potential control circuit An electrical potential difference only with the low threshold of high potential side power-source level to a PMOS transistor, The reference voltage generating circuit supplied to the gate of each transistor from low voltage side power-source level by making the constant voltage between electrical potential differences only with the high threshold of an NMOS transistor into reference voltage, If said input signal is set to the 1st level, while raising the source potential of both transistors synchronously and making source potential of a PMOS transistor into high potential side power-source level If the electrical potential difference between the gate sources of an NMOS transistor is made lower than the threshold and said input signal is set to the 2nd level While dropping the source potential of both transistors synchronously and

making source potential of an NMOS transistor into low voltage side power-source level The output circuit characterized by constituting the electrical potential difference between the gate sources of a PMOS transistor from a source potential control circuit made lower than the threshold.

[Claim 3] In an output circuit according to claim 2 said source potential control circuit It intervenes between the source of said PMOS transistor, and a high potential side power source. The 1st source follower circuit which consists of an NMOS transistor into which the 1st input signal which changes to the gate between high potential side power-source level and said reference voltage level is inputted, It intervenes between the source of said NMOS transistor, and a low voltage side power source. The output circuit characterized by constituting from the 2nd source follower circuit which consists of a PMOS transistor into which the 2nd input signal which changes to the gate in this direction synchronizing with said 1st input signal, and changes between said reference voltage level and low voltage side power-source level is inputted.

[Claim 4] In an output circuit according to claim 2 said source potential control circuit While the 1st input signal which a high potential side power source and the power source of said reference voltage level are supplied as a power source of operation, and changes to the input terminal between high potential side power-source level and said reference voltage level is inputted The 1st inverter circuit which supplies the output signal based on the input signal to the source of said PMOS transistor, The power source of said reference voltage level and a low voltage side power source are supplied as a power source of operation. While the 2nd input signal which changes to the input terminal in this direction synchronizing with said 1st input signal, and changes between said reference voltage level and low voltage side power-source level is inputted The output circuit characterized by constituting the output signal based on the input signal from the 2nd inverter circuit supplied to the source of said NMOS transistor.

[Claim 5] In an output circuit according to claim 2 said source potential control circuit The timing to which the source potential of said NMOS transistor is changed at the time of starting of said output signal From the timing to which the source potential of said PMOS transistor is changed, a comb and said output signal already bring down and it sometimes sets. The output circuit characterized by making later than the timing to which the source potential of said PMOS transistor is changed timing to which the source potential of said NMOS transistor is changed.

[Claim 6] The level converter circuit characterized by having an output circuit according to claim 3 or 4 and the input signal conversion circuit which changes an input signal into the 2nd input signal which changes in this direction synchronizing with said 1st

input signal and its 1st input signal, and outputs the 1st and 2nd changed input signals to said output circuit.

[Claim 7] In a level converter circuit according to claim 6 said input signal conversion circuit While connecting the 1st current Miller circuit and resistance to a serial between a high potential side power source and the power source of said reference voltage level It constitutes from the 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state based on said input signal. The 1st input signal conversion circuit section which outputs said 1st input signal to said output circuit from the node of the 1st current Miller circuit and resistance, While connecting the 2nd current Miller circuit and resistance to a serial between the power source of said reference voltage level, and a low voltage side power source it constitutes from the 2nd switching circuit which changes the 2nd current Miller circuit to an active state or a non-active state based on said input signal. The level converter circuit characterized by consisting of the 2nd input signal conversion circuit section which outputs said 2nd input signal which changes in this direction from the node of the 2nd current Miller circuit and resistance synchronizing with said 1st input signal to said output circuit.

[Claim 8] In a level converter circuit according to claim 6 the <DP N=0003> aforementioned input signal conversion circuit While connecting the 1st and 3rd current Miller circuits to a serial between a high potential side power source and the power source of said reference voltage level The 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state based on said input signal, It constitutes from the 3rd current Miller circuit to the 2nd and 4th current Miller circuit to a serial switching circuit which carries out complementary actuation of the 3rd current Miller circuit to said 1st current Miller circuit based on said input signal. The 1st input signal conversion circuit section which outputs said 1st input signal to said output circuit from the node of both current Miller circuit, While connecting the 2nd and 4th current Miller circuit to a serial between the power source of said reference voltage level, and a low voltage side power source The 2nd switching circuit which changes the 2nd current Miller circuit to an active state or a non-active state based on said input signal, It constitutes from the 4th switching circuit which carries out complementary actuation of the 4th current Miller circuit to said 2nd current Miller circuit based on said input signal. The level converter circuit characterized by consisting of the 2nd input signal conversion circuit section which outputs said 2nd input signal which changes in this direction from the node of both current Miller circuit synchronizing with said 1st input signal to said output circuit.

[Claim 9] In a level converter circuit according to claim 6 said input signal It is the signal which changes between said reference voltage level and low voltage side power-source level. Said input signal conversion circuit While connecting the 1st and 3rd

current Miller circuits to a serial between a high potential side power source and the power source of said reference voltage level The 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state based on said input signal, It constitutes from the 3rd switching circuit which carries out complementary actuation of the 3rd current Miller circuit to said 1st current Miller circuit based on said input signal. The 1st input signal conversion circuit section which outputs said 1st input signal to said output circuit from the node of both current Miller circuit, The level converter circuit characterized by consisting of the 2nd input signal conversion circuit section which outputs said input signal to said output circuit as said 2nd input signal which changes in this direction synchronizing with said 1st input signal.

[Claim 10] In a level converter circuit according to claim 6 said input signal conversion circuit The 1st current Miller circuit which changes said 1st input signal level to high potential side power-source level, The 3rd current Miller circuit which changes said 1st input signal level to said reference voltage level, The 1st latch circuit which maintains the level of said 1st input signal until said input signal changes, The 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state, The 1st input signal conversion circuit section constituted from the 3rd switching circuit which carries out complementary actuation of the 3rd current Miller circuit to the 1st current Miller circuit, The 2nd current Miller circuit which changes said 2nd input signal level to said reference voltage level, The 4th current Miller circuit which changes said 2nd input signal level to a low voltage side power source, The 2nd latch circuit which maintains the level of said 2nd input signal until said input signal changes, The 2nd switching circuit which changes the 2nd current Miller circuit to an active state or a non-active state, The 2nd input signal conversion circuit section constituted from the 4th switching circuit which carries out complementary actuation of the 4th current Miller circuit to the 4th current Miller circuit, While said input signal is changed into a single shot pulse signal, and only predetermined time activates the 1st and 2nd current Miller circuits synchronously through the 1st and 2nd switching circuits The level converter circuit characterized by consisting of a single-shot trigger circuit which synchronizes and only predetermined time makes activate the 3rd and 4th current Miller circuits through the 3rd and 4th switching circuits.

[Claim 11] The logical circuit characterized by equipping the output stage with an output circuit according to claim 1 to 5.

[Claim 12] The operational amplifier circuit characterized by equipping the output stage with an output circuit according to claim 1 to 5.

[Detailed Description of the Invention]
[0001]

[Field of the Invention] This invention relates to the output circuit which consists of transistors and the level converter circuit equipped with the output circuit, a logical circuit, and an operational amplifier circuit, and relates to the output circuit in which an output of the output signal of the amplitude exceeding pressure-proofing of the transistor is possible in detail and the level converter circuit equipped with the output circuit, a logical circuit, and an operational amplifier circuit.

[0002] With semiconductor integrated circuit equipment in recent years, detailedization is progressing increasingly. Therefore, in the above-mentioned output circuit, pressure-proofing of the transistor which constitutes this circuit is lower than external power level. On the other hand, with semiconductor integrated circuit equipment in recent years, it is becoming in use to form a various functions circuit into 1 chip. Therefore, it is necessary to enlarge the amplitude of an output signal to external power level in the above-mentioned output circuit. So, in such an output circuit, it is required that the output of the output signal which changes on external power level should be enabled, preventing breakage of a transistor.

[0003]

[Description of the Prior Art] Conventionally, in the output circuit which consists of a CMOS inverter circuit, there are some which the high potential side power source V_{dd} (5 volts) and the low voltage side power source V_{ss} (0 volt) are supplied, and are being driven from the exterior. The input signal which operates with the full amplitude in the range of a power source V_{dd} and V_{ss} level is inputted into the input terminal of this inverter circuit. And from the output terminal of an inverter circuit, the reversal signal of the input signal is outputted as an output signal.

[0004] Pressure-proofing of the MOS transistor which constitutes this equipment from detailed-ization of semiconductor integrated circuit equipment in recent years on the other hand as described above has been falling from a power source V_{dd} and V_{ss} level. However, the MOS transistor which constitutes said output circuit needs the pressure-proofing more than the difference electrical potential difference of power sources V_{dd} and V_{ss} to output the output signal which carries out full amplitude actuation in the range of a power source V_{dd} and V_{ss} level. Therefore, the MOS transistor of high pressure-proofing is specially prepared for the MOS transistor which constitutes an output circuit. the MOS transistor which constitutes an output circuit specifically repeats a gate oxide generation process twice specially in the manufacture process -- gate dielectric film -- a thick film -- high pressure-proofing is-izing and formed.

[0005]

[Problem(s) to be Solved by the Invention] However, with the gestalt which repeats a

gate oxide generation process twice and thick-film-izes gate dielectric film, since dispersion in the property of an MOS transistor becoming large and a special process is required, the problem that the manufacturing cost of semiconductor integrated circuit equipment rises arises.

[0006] Moreover, if the gate dielectric film of an MOS transistor is thick-film-ized, the threshold of a transistor will become high and on resistance will become large. Therefore, the drive capacity of a transistor will decline. Therefore, in order to make drive capacity of a transistor high, it is necessary to enlarge size of a transistor and this serves as hindrance of high integration of semiconductor integrated circuit equipment.

[0007] Then, the output circuit in which an output of the output signal which changes on a power source V_{dd} and V_{ss} level is possible has been needed, without raising pressure-proofing of an MOS transistor. It is made in order that this invention may solve the above-mentioned trouble, and the purpose is in offering the output circuit which may output the output signal of the amplitude exceeding pressure-proofing of an MOS transistor and the level converter circuit equipped with the output circuit, a logical circuit, and an operational amplifier circuit in the output circuit which consists of a CMOS inverter circuit.

[0008]

[Means for Solving the Problem] Drawing 1 is the principle explanatory view of claim 1. That is, an output circuit outputs the output signal out which is constituted and changes from the CMOS inverter circuit 1 on an external power V_1 and V_2 level based on the input signal in made binary. The potential control circuit 2 is high potential side power-source V_1 level to the PMOS transistor TP. An electrical potential difference only with a low threshold, Low voltage side power-source V_2 level to NMOS transistor TN. They are each transistors TP and TN, using the electrical potential difference between electrical potential differences only with a high threshold as reference voltage V_3 . If the gate is supplied and said input signal in is set to the 1st level Both transistors TP and TN Source potential is raised synchronously and it is the PMOS transistor TP. While making source potential into high potential side power-source V_1 level NMOS transistor TN if the electrical potential difference between the gate sources is made lower than the threshold and said input signal in is set to the 2nd level Both transistors TP and TN Source potential is dropped synchronously and it is the NMOS transistor TN. While making source potential into low voltage side power-source V_2 level, it is the PMOS transistor TP. The electrical potential difference between the gate sources is made lower than the threshold.

[0009] Invention according to claim 2 is set to an output circuit according to claim 1.

Said potential control circuit An electrical potential difference only with the low threshold of high potential side power-source level to a PMOS transistor, The reference voltage

generating circuit supplied to the gate of each transistor from low voltage side power-source level by making the constant voltage between electrical potential differences only with the high threshold of an NMOS transistor into reference voltage. If said input signal is set to the 1st level while raising the source potential of both transistors synchronously and making source potential of a PMOS transistor into high potential side power-source level. If the electrical potential difference between the gate sources of an NMOS transistor is made lower than the threshold and said input signal is set to the 2nd level. While dropping the source potential of both transistors synchronously and making source potential of an NMOS transistor into low voltage side power-source level, the electrical potential difference between the gate sources of a PMOS transistor consisted of source potential control circuits made lower than the threshold.

[0010] Invention according to claim 3 is set to an output circuit according to claim 2. Said source potential control circuit it intervenes between the source of said PMOS transistor, and a high potential side power source. The 1st source follower circuit which consists of an NMOS transistor into which the 1st input signal which changes to the gate between high potential side power-source level and said reference voltage level is inputted. It intervenes between the source of said NMOS transistor, and a low voltage side power source. It constituted from the 2nd source follower circuit which consists of a PMOS transistor into which the 2nd input signal which changes to the gate in this direction synchronizing with said 1st input signal, and changes between said reference voltage level and low voltage side power-source level is inputted.

[0011] Invention according to claim 4 is set to an output circuit according to claim 2. Said source potential control circuit While the 1st input signal which a high potential side power source and the power source of said reference voltage level are supplied as a power source of operation, and changes to the input terminal between high potential side power-source level and said reference voltage level is inputted. The 1st inverter circuit which supplies the output signal based on the source of said PMOS transistor. The power source of said reference voltage level and a low voltage side power source are supplied as a power source of operation. While the 2nd input signal which changes to the input terminal in this direction synchronizing with said 1st input signal, and changes between said reference voltage level and low voltage side power-source level is inputted. The output signal based on the input signal consisted of the 2nd inverter circuit supplied to the source of said NMOS transistor.

[0012] Invention according to claim 5 is set to an output circuit according to claim 2. Said source potential control circuit The timing to which the source potential of said NMOS transistor is changed at the time of starting of said output signal Timing which a comb and

said output signal already bring [timing] down and sometimes changes the source potential of said NMOS transistor from the timing to which the source potential of said PMOS transistor is changed was made later than the timing to which the source potential of said PMOS transistor is changed.

[0013] Invention according to claim 6 was equipped with the output circuit according to claim 3 or 4 and the input signal conversion circuit which changes an input signal into the 2nd input signal which changes in this direction synchronizing with said 1st input signal and its 1st input signal, and outputs the 1st and 2nd changed input signals to said output circuit.

[0014] Invention according to claim 7 is set in a level converter circuit according to claim 6. Said input signal conversion circuit While connecting the 1st current Miller circuit and resistance to a serial between a high potential side power source and the power source of said reference voltage level. It constitutes from the 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state based on said input signal. The 1st input signal conversion circuit section which outputs said 1st input signal to said output circuit from the node of the 1st current Miller circuit and resistance. While connecting the 2nd current Miller circuit and resistance to a serial between the power source of said reference voltage level, and a low voltage side power source. It constitutes from the 2nd switching circuit which changes the 2nd current Miller circuit to an active state or a non-active state based on said input signal. It consists of the 2nd input signal conversion circuit section which outputs said 2nd input signal which changes in this direction from the node of the 2nd current Miller circuit and resistance synchronizing with said 1st input signal to said output circuit.

[0015] Invention according to claim 8 is set in a level converter circuit according to claim 6. Said input signal conversion circuit While connecting the 1st and 3rd current Miller circuits to a serial between a high potential side power source and the power source of said reference voltage level. The 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state based on said input signal. It constitutes from the 3rd switching circuit which carries out complementary actuation of the 3rd current Miller circuit to said 1st current Miller circuit based on said input signal. The 1st input signal conversion circuit section which outputs said 1st input signal to said output circuit from the node of both current Miller circuit. While connecting the 2nd and 4th current Miller circuits to a serial between the power source of said reference voltage level, and a low voltage side power source. The 2nd switching circuit which changes the 2nd current Miller circuit to an active state or a non-active state based on said input signal. It constitutes from the 4th switching circuit which carries out complementary actuation of the 4th current Miller circuit to said 2nd current Miller circuit based on said input signal. It consists of the 2nd input signal conversion circuit section which outputs said 2nd input signal which changes in this direction from the

node of both current Miller circuit synchronizing with said 1st input signal to said output circuit.

[0016] Invention according to claim 9 is set in a level converter circuit according to claim 6. Said input signal is the signal which changes between said reference voltage level and low voltage side power-source level. Said input signal conversion circuit While connecting the 1st and 3rd current Miller circuits to a serial between a high potential side power source and the power source of said reference voltage level The 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state based on said input signal, It constitutes from the 3rd switching circuit which carries out complementary actuation of the 3rd current Miller circuit to said 1st current Miller circuit based on said input signal. The 1st input signal conversion circuit section which outputs said 1st input signal to said output circuit from the node of both current Miller circuit, It consists of the 2nd input signal conversion circuit section which outputs said input signal to said output circuit as said 2nd input signal which changes in this direction synchronizing with said 1st input signal.

[0017] Invention according to claim 10 is set in a level converter circuit according to claim 6. Said input signal conversion circuit The 1st current Miller circuit which changes said 1st input signal level to high potential side power-source level, The 3rd current Miller circuit which changes said 1st input signal level to said reference voltage level, The 1st latch circuit which maintains the level of said 1st input signal until said input signal changes, The 1st switching circuit which changes the 1st current Miller circuit to an active state or a non-active state, The 1st input signal conversion circuit section constituted from the 3rd switching circuit which carries out complementary actuation of the 3rd current Miller circuit to the 1st current Miller circuit, The 2nd current Miller circuit which changes said 2nd input signal level to said reference voltage level, The 4th current Miller circuit which changes said 2nd input signal level to a low voltage side power source, The 2nd latch circuit which maintains the level of said 2nd input signal until said input signal changes, The 2nd switching circuit which changes the 2nd current Miller circuit to an active state or a non-active state, The 2nd input signal conversion circuit section constituted from the 4th switching circuit which carries out complementary actuation of the 4th current Miller circuit to the 4th current Miller circuit, While said input signal is changed into a single shot pulse signal, and only predetermined time activates the 1st and 2nd current Miller circuits synchronously through the 1st and 2nd switching circuits It consists of a single-shot trigger circuit which synchronizes and only predetermined time makes activate the 3rd and 4th current Miller circuits through the 3rd and 4th switching circuits.

[0018] Invention according to claim 11 equipped the output stage with the output circuit according to claim 1 to 5. Invention according to claim 12 equipped the output stage

with the output circuit according to claim 1 to 5.

[0019] (Operation) Therefore, if an input signal in is set to the 1st level by the potential control circuit 2 according to invention according to claim 1, they are both the transistors TP and TN. Source potential synchronizes, and it goes up and is the PMOS transistor TP. Source potential is made into high potential side power-source V1 level, and it is the NMOS transistor TN. The electrical potential difference between the gate sources is made lower than the threshold. On the other hand, if an input signal in is set to the 2nd level, they are both the transistors TP and TN. Source potential synchronizes and descends and it is the NMOS transistor TN. Source potential is made into low voltage side power-source V2 level, and it is the PMOS transistor TP. The electrical potential difference between the gate sources is made lower than the threshold. That is, an external power V1 and the output signal out which carries out full amplitude actuation in the range of V2 level are outputted, making below into the difference electrical potential difference of external powers V1 and V2 the electrical potential difference impressed between the gate of each transistors TP1 and TN1, and a source drain. Therefore, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0020] According to invention according to claim 2, if an input signal is set to the 1st level, the source potential of both transistors synchronizes and it goes up, and source potential of a PMOS transistor will be made high potential side power-source level by a reference voltage generating circuit and the source potential control circuit, and the electrical potential difference between the gate sources of an NMOS transistor will be made lower than the threshold. On the other hand, if an input signal is set to the 2nd level, the source potential of both transistors synchronizes and descends, source potential of an NMOS transistor will be made into low voltage side power-source level, and the electrical potential difference between the gate sources of a PMOS transistor will be made lower than the threshold. That is, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of each transistor.

[0021] According to invention according to claim 3, if the 1st input signal is set to high potential side power-source level and the 2nd input signal is set to a reference voltage level, the source potential of both transistors synchronizes and it goes up, and source potential of a PMOS transistor will be made high potential side power-source level by the 1st

and 2nd source follower circuits, and the electrical potential difference between the gate sources of an NMOS transistor will be made lower than the threshold (electrical-potential-difference zero between the gate sources). On the other hand, if the 1st input signal is set to a reference voltage level and the 2nd input signal is set to low voltage side power-source level, the source potential of both transistors synchronizes and descends, source potential of an NMOS transistor will be made low voltage side power-source level by the 1st and 2nd source follower circuits, and the electrical potential difference between the gate sources of a PMOS transistor will be made lower than the threshold (electrical-potential-difference zero between the gate sources). That is, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of each transistor.

[0022] According to invention according to claim 4, if the 1st input signal is set to high potential side power-source level and the 2nd input signal is set to a reference voltage level, the source potential of both transistors synchronizes and descends by the 1st and 2nd inverter circuits, source potential of an NMOS transistor will be made into low voltage side power-source level, and the electrical potential difference between the gate sources of a PMOS transistor will be made lower than the threshold (electrical-potential-difference zero between the gate sources). On the other hand, if the 1st input signal is set to a reference voltage level and the 2nd input signal is set to low voltage side power-source level, by the 1st and 2nd inverter circuits, the source potential of both transistors synchronizes and it goes up, and source potential of a PMOS transistor will be made into high potential side power-source level, and the electrical potential difference between the gate sources of an NMOS transistor will be made lower than the threshold (electrical-potential-difference zero between the gate sources). That is, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of each transistor.

[0023] According to invention according to claim 5, timing from which it is carried out earlier than the timing to which the source potential of a PMOS transistor is changed, an output signal brings down, and the timing to which the source potential of an NMOS transistor is changed at the time of starting of an output signal sometimes changes the

source potential of an NMOS transistor by the source potential control circuit is made later than the timing to which the source potential of a PMOS transistor is changed. Then, the big potential difference which exceeds the pressure-proofing between the sources of both transistors does not arise. Therefore, breakage of both transistors can be prevented beforehand.

[0024] According to invention according to claim 6, an input signal conversion circuit changes an input signal into the 2nd input signal which changes in this direction synchronizing with the 1st input signal and its 1st input signal, and outputs the changed input signal to an output circuit, respectively. Then, in an output circuit, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain based on the 1st and 2nd input signals. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of each transistor.

[0025] According to invention according to claim 7, the 1st input signal conversion circuit section changes the 1st current Miller circuit to an active state or a non-active state based on an input signal, generates the 1st input signal which changes between high potential side power-source level and a reference voltage level, and outputs the input signal to an output circuit. The 2nd input signal conversion circuit section generates the 2nd input signal which changes the 2nd current Miller circuit to an active state or a non-active state based on an input signal, and changes between a reference voltage level and low voltage side power-source level, and changes in this direction synchronizing with the 1st input signal, and outputs the input signal to an output circuit. Then, in an output circuit, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain based on the 1st and 2nd input signals. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of each transistor.

[0026] According to invention according to claim 8, the 1st input signal conversion circuit section changes the 1st and 3rd current Miller circuits to an active state or a non-active state based on an input signal, generates the 1st input signal which changes between high potential side power-source level and a reference voltage level, and outputs the input signal to an output circuit. The 2nd input signal conversion circuit section generates the 2nd input signal which changes the 2nd and 4th current Miller circuits to an active state or a non-active

state based on an input signal, and changes between a reference voltage level and low voltage side power-source level, and changes in this direction synchronizing with the 1st input signal, and outputs the input signal to an output circuit. Then, in an output circuit, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain based on the 1st and 2nd input signals. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of each transistor.

[0027] According to invention according to claim 9, the 1st input signal conversion circuit section changes the 1st and 3rd current Miller circuits to an active state or a non-active state based on an input signal, generates the 1st input signal which changes between high potential side power-source level and a reference voltage level, and outputs the input signal to an output circuit. The 2nd input signal conversion circuit section outputs the input signal which changes between a reference voltage level and low voltage side power-source level to an output circuit as the 2nd input signal which changes in this direction synchronizing with the 1st input signal. Then, in an output circuit, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain based on the 1st and 2nd input signals. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of

each transistor.

[0028] According to invention according to claim 10, a "single-shot trigger circuit" changes an input signal into a single shot pulse signal, and while only predetermined time activates the 1st and 2nd current Miller circuits synchronously through the 1st and 2nd switching circuits, only predetermined time activates the 3rd and 4th current Miller circuits synchronously through the 3rd and 4th switching circuits. Then, the 1st input signal conversion circuit generates the 1st input signal with which the 1st and 3rd current Miller circuits are the signals based on an input signal by latch actuation of the 1st latch circuit, and change between high potential side power-source level and a reference voltage level although only predetermined time is activated, and outputs the input signal to an output circuit. The 2nd input signal conversion circuit generates the 2nd input signal with which the 2nd and 4th current Miller circuits are the signals based on an input signal, and change with latch actuation of the 2nd latch circuit between a reference voltage level and low voltage side power-source level, and change in this direction synchronizing with the 1st input

signal although only predetermined time is activated, and outputs the input signal to an output circuit. Then, in an output circuit, the output signal which carries out full amplitude actuation in the range of external power level is outputted, making below into the difference electrical potential difference of an external power the electrical potential difference impressed between the gate of each transistor, and a source drain based on the 1st and 2nd input signals. Therefore, the output signal of the amplitude exceeding pressure-proofing of each transistor can be outputted, without raising pressure-proofing of each transistor.

[0029] The output signal of the logical circuit of the amplitude exceeding pressure-proofing of each transistor can be outputted without according to invention according to claim 11, raising pressure-proofing of both the transistors of a CMOS inverter circuit, since the output stage of a logical circuit is equipped with the output circuit according to claim 1 to 5.

[0030] The output signal of the operational amplifier circuit of the amplitude exceeding pressure-proofing of each transistor can be outputted without according to invention according to claim 12, raising pressure-proofing of both the transistors of a CMOS inverter circuit, since the output stage of an operational amplifier circuit is equipped with the output circuit according to claim 1 to 5.

[0031] [Embodiment of the Invention] (Gestalt of the 1st operation) The gestalt of the 1st operation which materialized this invention is hereafter explained according to drawing 2 and drawing 3.

[0032] Drawing 2 shows the output circuit 10 in the gestalt of this operation. An output circuit 10 consists of the 1st [as a source potential control circuit], and 2nd source follower circuit 12 and 13 which constitute the CMOS inverter circuit 11 which consists of a PMOS transistor TP 1 and an NMOS transistor TN1, and a potential control circuit.

[0033] The high potential side power source Vdd (5 volts) is supplied to the source N1 of the PMOS transistor TP 1, i.e., a node, from the exterior through the NMOS transistor TN2 which constitutes said 1st source follower circuit 12. Moreover, the low voltage side power source Vss (0 volt) is supplied to the source N2 of the NMOS transistor TN1, i.e., a node, from the exterior through the PMOS transistor TP 2 which constitutes said 2nd source

follower circuit 13. In addition, with the gestalt of this operation, pressure-proofing of each transistors TP1 and TN1 is 2.5 volts, respectively. And the intermediate voltage V_b (2.5 volts) as fixed reference voltage is supplied to the input terminal of an inverter circuit 11 on the middle level of power sources V_{dd} and V_{ss} . This intermediate voltage V_b is generated in the electrical-potential-difference generating circuit 14 as a reference voltage generating circuit which constitutes the potential control circuit carried on the same chip as an output

circuit 10. [0034] The 1st input signal in 1 which changes between intermediate voltage V_b level and high potential side power-source V_{dd} level as shown in drawing 3 is inputted into the gate of said NMOS transistor TN2. And this 1st input signal in 1 is intermediate voltage V_b . If set to level, the source of the NMOS transistor TN2, i.e., the potential of said node N1, is intermediate voltage V_b mostly. It is set to level (V_b-V_{th}). On the other hand, if the 1st input signal in 1 is set to high potential side power-source V_{dd} level, the potential of said node N1 will be mostly set to high potential side power-source V_{dd} ($V_{dd}-V_{th}$) level.

[0035] As shown in the gate of said PMOS transistor TP 2 at drawing 3, they are low voltage side power-source V_{ss} level and intermediate voltage V_b . The 2nd input signal in 2 which changes between level is inputted. And if this 2nd input signal in 2 is set to low voltage side power-source V_{ss} level, the source of the PMOS transistor TP 2, i.e., the potential of said node N2, will be mostly set to low voltage side power-source V_{ss} ($V_{ss}+V_{th}$) level. On the other hand, the 2nd input signal in 2 is intermediate voltage V_b . If set to level, the potential of said node N2 is intermediate voltage V_b mostly. It is set to level (V_b+V_{th}).

[0036] And the output circuit 10 is constituted so that the output signal out which changes from the output terminal of an inverter circuit 11 on a power source V_{dd} and V_{ss} level may be outputted based on the 1st and 2nd input signals in 1 and in 2. [0037] Thus, the constituted output circuit 10 operates, as shown in drawing 3 $R > 3$. That is, the 1st input signal in 1 is intermediate voltage V_b . If it is set to level and the 2nd input signal in 2 is set to low voltage side power-source V_{ss} level, as described above, the potential of a node N1 will be set to intermediate voltage V_b level, and the potential of a node N2 will be set to low voltage side power-source V_{ss} level.

[0038] The potential of a node N1 is intermediate voltage V_b . If set to level, since the electrical potential difference between the gate sources of said PMOS transistor TP 1 will become 0 volt, this transistor TP 1 is turned off. Moreover, if the potential of a node N2 is set to low voltage side power-source V_{ss} level, since the electrical potential difference between the gate sources of said NMOS transistor TN1 will become 2.5 volts, this transistor TN1 is turned on. Therefore, the output signal out of an output circuit 10 is set to low voltage side power-source V_{ss} level.

[0039] Moreover, the 1st input signal in 1 is set to high potential side power-source V_{dd} level, and the 2nd input signal in 2 is intermediate voltage V_b . If set to level, as described above, the potential of a node N1 is set to high potential side power-source V_{dd} level, and the potential of a node N2 is intermediate voltage V_b . It is set to level.

[0040] If the potential of a node N1 is set to high potential side power-source V_{dd} level, since the electrical potential difference between the gate sources of said PMOS

transistor TP 1 will become 2.5 volts, this transistor TP 1 is turned on. Moreover, the potential of a node N2 is intermediate voltage V_b . If set to level, since the electrical potential difference between the gate sources of said NMOS transistor TN1 will become 0 volt, this transistor TN1 is turned off. Therefore, the output signal out of an output circuit 10 is set to high potential side power-source V_{dd} level.

[0041] That is, in the output circuit 10 of the gestalt of this operation, the 1st input signal in 1 is intermediate voltage V_b . If it is set to level and the 2nd input signal in 2 is set to low voltage side power-source V_{ss} level, the output signal out is set to low voltage side power-source V_{ss} level, the 1st input signal in 1 is set to high potential side power-source V_{dd} level, and the 2nd input signal in 2 is intermediate voltage V_b . If set to level, the output signal out will be set to high potential side power-source V_{dd} level.

[0042] And in this output circuit 10, a power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain. In addition, with the-gestalt of this operation, timing as for which the standup of the 1st signal in 2 already raises the potential of a comb and a node N2 from the standup of the 1st input signal in 1 at the time of the standup of an output signal out as shown in drawing 3 is carried out earlier than the timing which raises the potential of a node N1. Moreover, in the time of falling of an output signal out, falling of the 2nd input signal in 2 is made later than falling of the 1st input signal in 1, and timing which drops the potential of a node N2 is made later than the timing which drops the potential of a node N1. The big potential difference which exceeds pressure-proofing of each transistors TP1 and TN1 among nodes N [N1 and] 2 can be prevented from being generated by doing in this way. Therefore, breakage of the PMOS transistor TP 1 and the NMOS transistor TN1 is prevented beforehand.

[0043] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation. (1) In the output circuit 10 of the gestalt of this operation, a power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain. That is, in this output circuit 10, the output signal out of the power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1.

[0044] (2) With the gestalt of this operation, it was made to carry out timing as for which the standup of the 2nd input signal in 2 already raises the potential of a comb and a node N2 from the standup of the 1st input signal in 1 at the time of the standup of an output

signal out as shown in drawing 3 earlier than the timing which raises the potential of a node N1. Moreover, in the time of falling of an output signal out, falling of the 2nd input signal in 2 is made later than falling of the 1st input signal in 1, and it was made to make later than the timing which drops the potential of a node N1 timing which drops the potential of a node N2. Therefore, the big potential difference which exceeds pressure-proofing of each transistors TP1 and TN1 among nodes N [N1 and] 2 can be prevented from being generated. Therefore, breakage of the PMOS transistor TP 1 and the NMOS transistor TN1 can be prevented beforehand.

[0045] (Gestalt of the 2nd operation) The gestalt of the 2nd operation which materialized this invention is hereafter explained according to drawing 4. In addition, with the gestalt of this operation, the sign same about the same configuration as the gestalt of the 1st operation shown in drawing 2 is attached, and the detailed explanation is omitted.

[0046] Drawing 4 shows output circuit 10a in the gestalt of this operation. Output circuit 10a of the gestalt of this operation is permuted by the 1st and 2nd inverter circuits 15 and 16 as a source potential control circuit where said 1st and 2nd source follower circuits 12 and 13 similarly constitute a potential control circuit. That is, the output signal of the 1st inverter circuit 15 is outputted to a node N1, and the output signal of the 2nd inverter circuit 16 is outputted to a node N2.

[0047] In the 1st inverter circuit 15, they are the high potential side power source Vdd and intermediate voltage Vb as a power source of operation. The power source of level is supplied. In the input terminal of the 1st inverter circuit 15, they are high potential side power-source Vdd level and intermediate voltage Vb. The 1st input signal in 1 which changes between level is inputted. And if this 1st input signal in 1 is set to high potential side power-source Vdd level, the output terminal of the 1st inverter circuit 15, i.e., the potential of said node N1, is intermediate voltage Vb. It is set to level. On the other hand, the 1st input signal in 1 is intermediate voltage Vb. If set to level, the potential of said node N1 will be set to high potential side power-source Vdd level.

[0048] In the 2nd inverter circuit 16, it is intermediate voltage Vb as a power source of operation. The power source of level and the low voltage side power source Vss are supplied. In the input terminal of the 2nd inverter circuit 16, it is intermediate voltage Vb. The 2nd input signal in 2 which changes between level and low voltage side power-source Vss level is inputted. And this 2nd input signal in 2 is intermediate voltage Vb. If set to level, the output terminal of the 2nd inverter circuit 16, i.e., the potential of said node N2, will be set to low voltage side power-source Vss level. On the other hand, if the 2nd input signal in 2 is set to low voltage side power-source Vss level, the potential of said node N2 is intermediate voltage Vb. It is set to level.

[0049] And output circuit 10a is constituted so that the output signal out which carries out full amplitude actuation in the range of a power source Vdd and Vss level from the output terminal of an inverter circuit 11 may be outputted based on the 1st and 2nd input signals in1 and in2.

[0050] Thus, the 1st input signal in 1 is set to high potential side power-source Vdd level in constituted output circuit 10a, and the 2nd input signal in 2 is intermediate voltage Vb. If set to level, as described above, the potential of a node N1 is intermediate voltage Vb. It is set to level and the potential of a node N2 is set to low voltage side power-source Vss level.

[0051] The potential of a node N1 is intermediate voltage Vb. If set to level, since the electrical potential difference between the gate sources of said PMOS transistor TP 1 will become 0 volt, this transistor TP 1 is turned off. Moreover, if the potential of a node N2 is set to low voltage side power-source Vss level, since the electrical potential difference between the gate sources of said NMOS transistor TN1 will become 2.5 volts, this transistor TN1 is turned on. Therefore, the output signal out of output circuit 10a is set to low voltage side power-source Vss level.

[0052] Moreover, the 1st input signal in 1 is intermediate voltage Vb. If it is set to level and the 2nd input signal in 2 is set to low voltage side power-source Vss level, as described above, the potential of a node N1 is set to high potential side power-source Vdd level, and the potential of a node N2 is intermediate voltage Vb. It is set to level.

[0053] If the potential of a node N1 is set to high potential side power-source Vdd level, since the electrical potential difference between the gate sources of said PMOS transistor TP 1 will become 2.5 volts, this transistor TP 1 is turned on. Moreover, the potential of a node N2 is intermediate voltage Vb. If set to level, since the electrical potential difference between the gate sources of said NMOS transistor TN1 will become 0 volt, this transistor TN1 is turned off. Therefore, the output signal out of output circuit 10a is set to high potential side power-source Vdd level.

[0054] That is, the 1st input signal in 1 is set to high potential side power-source Vdd level in output circuit 10a of the gestalt of this operation, and the 2nd input signal in 2 is intermediate voltage Vb. If set to level, the output signal out is set to low voltage side power-source Vss level, and the 1st input signal in 1 is intermediate voltage Vb. If it is set to level and the 2nd input signal in 2 is set to low voltage side power-source Vdd level.

[0055] And in this output circuit 10a, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain.

[0056] In addition, in order to make it the big potential difference which exceeds pressure-proofing of each transistors TP1 and TN1 among nodes N [N1 and] 2 like the gestalt of said 1st operation not arise in the gestalt of this operation. The timing which raises the potential of a node N2 at the time of the standup of an output signal out is already set from the timing which raises the potential of a node N1 at the time of falling of a comb and an output signal out. Timing which drops the potential of a node N2 is made later than the timing which drops the potential of a node N1.

[0057] That is, with the gestalt of this operation, the standup of the 2nd input signal in 2 is already made later [than falling of the 1st input signal in 1] than the standup of the 1st input signal in 1 for falling of the 2nd input signal in 2 at the time of falling of a comb and an output signal out at the time of the standup of an output signal out. By doing in this way, since the big potential difference which exceeds pressure-proofing of each transistors TP1 and TN1 among nodes N [N1 and] 2 does not arise, breakage of the PMOS transistor TP 1 and the NMOS transistor TN1 can be prevented beforehand.

[0058] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation.

(1) In output circuit 10a of the gestalt of this operation, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 1st operation. That is, in this output circuit 10a, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0059] (2) With the gestalt of this operation, since it replaces with said 1st and 2nd source follower circuits 12 and 13 and the 1st and 2nd inverter circuits 15 and 16 are used, each transistors TP1 and TN1 carry out a threshold Vth fall, or the potential of nodes N1 and N2 does not rise. Therefore, full amplitude actuation of the output signal out can be certainly carried out in the range of a power source Vdd and Vss level.

[0060] (Gestalt of the 3rd operation) The gestalt of the 3rd operation which materialized this invention is hereafter explained according to drawing 5 . In addition, it prepares for the output stage of the level converter circuit 20 in the gestalt of this operation of output circuit 10a of the gestalt of the 2nd operation shown in drawing 4 with the gestalt of this operation. Therefore, the sign same about the same configuration as the gestalt of the 2nd operation is attached, and the detailed explanation is omitted.

[0061] Drawing 5 shows the level converter circuit 20 of the gestalt of this operation. The level converter circuit 20 consists of an input circuit 21 and said output circuit 10a. An

input circuit 21 consists of the PMOS transistors TP3-TP6, NMOS transistors TN3-TN5, and resistance R1 and R2.

[0062] The drain of the NMOS transistor TN3 is connected to the high potential side power source Vdd through the NMOS transistor TN4 and the PMOS transistor TP 3, and the low voltage side power source Vss is supplied to the source. In the gate of the NMOS transistor TN3, it is intermediate voltage Vb. The input signal in 0 which changes between level and low voltage side power-source Vss level is inputted. Moreover, in the gate of the PMOS transistor TN4, it is intermediate voltage Vb. It is supplied.

[0063] That the PMOS transistor TP 3 and TP4 should constitute current Miller circuit 22, while the mutual gate is connected, the gate is connected to the drain of the PMOS transistor TP 3. The high potential side power source Vdd is supplied to the source of PMOS transistor TP4, resistance R1 is minded [the], and it is intermediate voltage Vb. It is supplied. And the node N3 between the drain of PMOS transistor TP4 and resistance R1 is connected to the input terminal of the 1st inverter circuit 15 which constitutes said output circuit 10a. That is, the potential of a node N3 is inputted into the 1st inverter circuit 15 as said 1st input signal in 1.

[0064] On the other hand, the PMOS transistor TP 5 is minded [of the NMOS transistor TN5], and it is intermediate voltage Vb. It is supplied and the low voltage side power source Vss is supplied to the source. Said input signal in 0 is inputted into the gate of the NMOS transistor TN5.

[0065] That the PMOS transistors TP5 and TP6 should constitute current Miller circuit 23, while the mutual gate is connected, the gate is connected to the drain of the PMOS transistor TP 5. In the source of the PMOS transistor TP 6, it is intermediate voltage Vb. It is supplied and the low voltage side power source Vss is supplied to the drain through resistance R2. And the node N4 between the drain of the PMOS transistor TP 6 and resistance R2 is connected to the input terminal of the 2nd inverter circuit 16 which constitutes said output circuit 10a. That is, the potential of a node N4 is inputted into the 2nd inverter circuit 16 as said 2nd input signal in 2.

[0066] In addition, with the gestalt of this operation, it is set up so that the resistance of resistance R2 may become smaller than the resistance of resistance R1, and it is set up so that the drain current of the PMOS transistor TP 6 may become smaller than the drain current of PMOS transistor TP4.

[0067] Thus, in the constituted level converter circuit 20, an input signal in 0 is intermediate voltage Vb. When set to level, the NMOS transistors TN3 and TN5 are turned on. Then, the source potential of the NMOS transistor TN4 descends, and this transistor TN4 is turned on. If this NMOS transistor TN4 is turned on, current Miller circuit 22 will operate

and the high potential side power source V_{dd} will be supplied to a node N3 through PMOS transistor TP4. And the potential in 1 of a node N3, i.e., the 1st input signal, is set to high potential side power-source V_{dd} level.

[0068] Moreover, current Miller circuit 23 operates based on ON of the NMOS transistor TN5, the PMOS transistor TP 6 is minded [N4], and it is intermediate voltage V_b . It is supplied. And the potential in 2 of a node N4, i.e., the 2nd input signal, is intermediate voltage V_b . It is set to level.

[0069] In this way, the 1st input signal in 1 is set to high potential side power-source V_{dd} level, and the 2nd input signal in 2 is intermediate voltage V_b . If set to level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will be set to low voltage side power-source V_{ss} level.

[0070] On the other hand, when an input signal in 0 is set to low voltage side power-source V_{ss} level, the NMOS transistors TN3 and TN5 are turned off. Then, the NMOS transistor TN4 will be turned off, current Miller circuit 22 will be in non-operating state, and the charge of a node N3 is emitted through resistance R1. And the potential in 1 of a node N3, i.e., the 1st input signal, is intermediate voltage V_b . It is set to level.

[0071] Moreover, the NMOS transistor TN5 will be biased off, current Miller circuit 23 will be in non-operating state, and the charge of a node N4 is emitted through resistance R2. And the potential in 2 of a node N4, i.e., the 2nd input signal, is set to low voltage side power-source V_{ss} level.

[0072] In this way, the 1st input signal in 1 is intermediate voltage V_b . If it is set to level and the 2nd input signal in 2 is set to low voltage side power-source V_{ss} level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will be set to high potential side power-source V_{dd} level.

[0073] That is, in the level converter circuit 20 of the gestalt of this operation, an input signal in 0 is intermediate voltage V_b . If the output signal out will be set to low voltage side power-source V_{ss} level if set to level, and an input signal in 0 is set to low voltage side power-source V_{ss} level, the output signal out will be set to high potential side power-source V_{dd} level.

[0074] And in this output circuit 10a, a power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of said 2nd operation.

[0075] Moreover, since it is set up so that the resistance of resistance R2 may become smaller than the resistance of resistance R1 as described above, falling of the 2nd

input signal in 2 becomes earlier than falling of the 1st input signal in 1 at the time of the standup of an output signal out. That is, the timing to which the potential of a node N2 rises becomes earlier than the timing to which the potential of a node N1 rises. Moreover, since it is set up so that the drain current of the PMOS transistor TP 6 may become smaller than the drain current of PMOS transistor TP4, the standup of the 2nd input signal in 2 becomes later than the standup of the 1st input signal in 1 at the time of falling of an output signal out. That is, the timing to which the potential of a node N2 descends becomes later than the timing to which the potential of a node N1 descends. Therefore, since the big potential difference which exceeds pressure-proofing of each transistors TP1 and TN1 among nodes N [N1 and] 2 does not arise, breakage of the PMOS transistor TP 1 and the NMOS transistor TN1 can be prevented beforehand.

[0076] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation.

(1) In output circuit 10a of the gestalt of this operation, a power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation. That is, in this output circuit 10a, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0077] (2) Moreover, it is intermediate voltage V_b . Said output signal out is outputted with one input signal in 0 which changes between level and low voltage side power-source V_{ss} level. Therefore, since the number of signals to input can be reduced as compared with the gestalt of the 2nd operation, the signal line can be lessened.

[0078] (Gestalt of the 4th operation) The gestalt of the 4th operation which materialized this invention is hereafter explained according to drawing 6. In addition, it prepares for the output stage of level converter circuit 20a in the gestalt of this operation of output circuit 10a of the gestalt of the 2nd operation shown in drawing 4 with the gestalt of this operation. Therefore, the sign same about the same configuration as the gestalt of the 2nd operation is attached, and the detailed explanation is omitted.

[0079] Drawing 6 shows level converter circuit 20a of the gestalt of this operation. Level converter circuit 20a consists of input circuit 21a and said output circuit 10a. input circuit 21a -- PMOS transistors TP7-TP16. And NMOS transistors TN6-TN17 from -- it becomes.

[0080] The PMOS transistor TP 7 and the NMOS transistor TN6 constitute the CMOS inverter circuit 24. In an inverter circuit 24, it is intermediate voltage V_b as a power

source of operation. The power source of level and the low voltage side power source V_{SS} are supplied. In the input terminal of an inverter circuit 24, it is intermediate voltage V_b . The input signal in 0 which changes between level and low voltage side power-source V_{SS} level is inputted. The output terminal of an inverter circuit 24 is connected to the input terminal of the CMOS inverter circuit 25 of the next step.

[0081] Said inverter circuit 25 consists of a PMOS transistor TP 8 and an NMOS transistor TN7. In an inverter circuit 25, it is intermediate voltage V_b as a power source of operation. The power source of level and the low voltage side power source V_{SS} are supplied. The output terminal of an inverter circuit 25 is connected to the gate of the NMOS transistor TN8.

[0082] The drain of the NMOS transistor TN8 is connected to the high potential side power source V_{DD} through the NMOS transistor TN9 and the PMOS transistor TP 9, and the low voltage side power source V_{SS} is supplied to the source. In the gate of the NMOS transistor TN9, it is intermediate voltage V_b . It is supplied.

[0083] PMOS transistors TP9 and TP10. That current Miller circuit 26 should be constituted, while the mutual gate is connected to the drain of the PMOS transistor TP 9. PMOS transistor TP 10. The high potential side power source V_{DD} is supplied to the source, and it is the NMOS transistor TN10 in the drain. It minds and is intermediate voltage V_b . It is supplied.

[0084] The NMOS transistor TN10 and TN11. That current Miller circuit 27 should be constituted, while the mutual gate is connected, the gate is the NMOS transistor TN10. It connects with a drain. NMOS transistor TN11. In the source, it is intermediate voltage V_b . It is supplied and is the PMOS transistor TP 11 in the drain. It minds and the high potential side power source V_{DD} is supplied.

[0085] PMOS transistors [TP / TP and / 12] 11. While the mutual gate is connected that current Miller circuit 28 should be constituted, the gate is the PMOS transistor TP 12. It connects with a drain. PMOS transistor TP 12. The high potential side power source V_{DD} is supplied to the source, and the drain is the NMOS transistor TN12 and TN13. It minds and connects with the low voltage side power source V_{SS} . NMOS transistor TN12. In the gate, it is intermediate voltage V_b . It is supplied. Moreover, NMOS transistor TN13. The output terminal of said inverter circuit 24 is connected to the gate.

[0086] And said PMOS transistor TP 11 And NMOS transistor TN11 A drain N5, i.e., a node, is connected to the input terminal of the 1st inverter circuit 15 which constitutes said output circuit 10a. That is, the potential of a node N5 is inputted into the 1st inverter circuit 15 as said 1st input signal in 1.

[0087] On the other hand, the output terminal of said inverter circuit 25 is the NMOS

transistor TN14. It connects with the gate. NMOS transistor TN14. The low voltage side power source V_{SS} is supplied to the source, and it is the PMOS transistor TP 13 in the drain. It minds and is intermediate voltage V_b . It is supplied.

[0088] PMOS transistors [TP / TP and / 14] 13. While the mutual gate is connected that current Miller circuit 29 should be constituted, the gate is the PMOS transistor TP 13. It connects with a drain. PMOS transistor TP 14. In the source, it is intermediate voltage V_b . It is supplied and is the NMOS transistor TN15 in the drain. It minds and the low voltage side power source V_{SS} is supplied.

[0089] The NMOS transistor TN15 and TN16. That current Miller circuit 30 should be constituted, while the mutual gate is connected, the gate is the NMOS transistor TN15. It connects with a drain. NMOS transistor TN16. The low voltage side power source V_{SS} is supplied to the source, and it is the PMOS transistor TP 15 in the drain. It minds and is intermediate voltage V_b . It is supplied.

[0090] PMOS transistors [TP / TP and / 16] 15. While the mutual gate is connected that current Miller circuit 31 should be constituted, the gate is the PMOS transistor TP 16. It connects with a drain. PMOS transistor TP 16. In the source, it is intermediate voltage V_b . It is supplied and is the NMOS transistor TN17 in the drain. It minds and the low voltage side power source V_{SS} is supplied. NMOS transistor TN17. The output terminal of said inverter circuit 24 is connected to the gate.

[0091] And said PMOS transistor TP 15 And NMOS transistor TN16 A drain N6, i.e., a node, is connected to the input terminal of the 2nd inverter circuit 16 which constitutes said output circuit 10a. That is, the potential of a node N6 is inputted into the 2nd inverter circuit 16 as said 2nd input signal in 2.

[0092] In addition, at the gestalt of this operation, it is the NMOS transistor TN16. A drain current is the NMOS transistor TN11. It is set up so that it may become larger than a drain current, and it is the PMOS transistor TP 15. A drain current is the PMOS transistor TP 11. It is set up so that it may become smaller than a drain current.

[0093] Thus, if an input signal in 0 is set to low voltage side power-source V_{SS} level in constituted level converter circuit 20a, the output signal of the 1st step of inverter circuit 24 is intermediate voltage V_b . It is set to level and the output signal of two steps of inverter circuits 25 is set to low voltage side power-source V_{SS} level.

[0094] The output signal of the 1st step of inverter circuit 24 is intermediate voltage V_b . When set to level, it is the NMOS transistor TN13. It is turned on. Then, NMOS transistor TN12. Source potential descends and it is this transistor TN12. It is turned on. This NMOS transistor TN12 ON operates current Miller circuit 28.

[0095] When the output signal of the 2nd step of inverter circuit 25 is set to low

voltage side power-source V_{ss} level, the NMOS transistor TN8 is turned off. Then, the NMOS transistor TN9 will be turned off and current Miller circuit 26 will be in non-operating state. Therefore, current Miller circuit 27 will be in non-operating state similarly.

[0096] Therefore, in a node N5, it is the PMOS transistor TP 11. It minds, the high potential side power source Vdd is supplied, and the potential of the node N5 rises to near the high potential side power-source Vdd level. That is, the 1st input signal in 1 is set to high potential side power-source Vdd level.

[0097] Moreover, the output signal of the 1st step of inverter circuit 24 is intermediate voltage V_b . When set to level, it is the NMOS transistor TN17. It is turned on.

This NMOS transistor TN17 ON operates current Miller circuit 31.

[0098] When the output signal of the 2nd step of inverter circuit 25 is set to low voltage side power-source V_{ss} level, it is the NMOS transistor TN14. It is turned off. This NMOS transistor TN14 If turned off, current Miller circuit 29 will be in non-operating state.

Therefore, current Miller circuit 30 will be in non-operating state similarly.

[0099] Therefore, in a node N6, it is the PMOS transistor TP 15. It minds and is intermediate voltage V_b . It is supplied and the potential of the node N6 is intermediate voltage V_b . It goes up to near the level. That is, the 2nd input signal in 2 is intermediate voltage V_b . It is set to level.

[0100] In this way, the 1st input signal in 1 is set to high potential side power-source Vdd level, and the 2nd input signal in 2 is intermediate voltage V_b . If set to level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will be set to low voltage side power-source V_{ss} level.

[0101] On the other hand, an input signal in 0 is intermediate voltage V_b . If set to level, the output signal of the 1st step of inverter circuit 24 is set to low voltage side power-source V_{ss} level, and the output signal of two steps of inverter circuits 25 is intermediate voltage V_b . It is set to level.

[0102] When the output signal of the 1st step of inverter circuit 24 is set to low voltage side power-source V_{ss} level, it is the NMOS transistor TN13. It is turned off. Then, NMOS transistor TN12 It will be turned off and current Miller circuit 28 will be in non-operating state.

[0103] The output signal of the 2nd step of inverter circuit 25 is intermediate voltage V_b . When set to level, the NMOS transistor TN8 is turned on. Then, the source potential of the NMOS transistor TN9 descends, and this transistor TN9 is turned on. If this NMOS transistor TN9 is turned on, current Miller circuit 26 will operate, actuation of this circuit 26 is interlocked with and current Miller circuit 27 operates.

[0104] Therefore, the charge of a node N5 is the NMOS transistor TN11. It is minded

and emitted and the potential of the node N5 is intermediate voltage V_b . It descends to near the level. That is, the 1st input signal in 1 is intermediate voltage V_b . It is set to level.

[0105] Moreover, when the output signal of the 1st step of inverter circuit 24 is set to low voltage side power-source V_{ss} level, it is the NMOS transistor TN17. It is turned off. This NMOS transistor TN17 If turned off, current Miller circuit 31 will be in non-operating state.

[0106] The output signal of the 2nd step of inverter circuit 25 is intermediate voltage V_b . When set to level, it is the NMOS transistor TN14. It is turned on. This NMOS transistor TN14 If turned on, current Miller circuit 29 will operate, actuation of this circuit 29 is interlocked with and current Miller circuit 30 operates.

[0107] Therefore, the charge of a node N6 is the NMOS transistor TN16. It minds, and it is emitted and the potential of the node N6 descends to near the low voltage side power-source V_{ss} level. That is, the 2nd input signal in 2 is set to low voltage side power-source V_{ss} level.

[0108] In this way, the 1st input signal in 1 is intermediate voltage V_b . If it is set to level and the 2nd input signal in 2 is set to low voltage side power-source V_{ss} level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will be set to high potential side power-source V_{dd} level.

[0109] That is, if an input signal in 0 is set to low voltage side power-source V_{ss} level in level converter circuit 20a of the gestalt of this operation, the output signal out is set to low voltage side power-source V_{ss} level, and an input signal in 0 is intermediate voltage to V_b . If set to level, the output signal out will be set to high potential side power-source V_{dd} level.

[0110] And in this output circuit 10a, a power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of said 2nd operation.

[0111] Moreover, as described above, it is the NMOS transistor TN16. A drain current is the NMOS transistor TN11. Since it is set up so that it may become larger than a drain current, falling of the 2nd input signal in 2 becomes earlier than falling of the 1st input signal in 1 at the time of the standup of an output signal out. That is, the timing to which the potential of a node N2 rises becomes earlier than the timing to which the potential of a node N1 rises. Moreover, PMOS transistor TP 15 A drain current is the PMOS transistor TP 11. Since it is set up so that it may become smaller than a drain current, the standup of the 2nd input signal in 2 becomes later than the standup of the 1st input signal in 1 at the time of falling of an output signal out. That is, the timing to which the potential of a node N2

descends becomes later than the timing to which the potential of a node N1 descends. Therefore, since the big potential difference which exceeds pressure-proofing of each transistors TP1 and TN1 among nodes N [N1 and] 2 does not arise, breakage of the PMOS transistor TP 1 and the NMOS transistor TN1 can be prevented beforehand.

[0112] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation.

(1) In output circuit 10a of the gestalt of this operation, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation.

(1) In output circuit 10a of the gestalt of this operation, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation. That is, in this output circuit 10a, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0113] (2) Moreover, it is intermediate voltage Vb. Said output signal out is outputted with the input signal in 0 which changes between level and low voltage side power-source Vss level. Therefore, since the number of signals to input can be reduced as compared with the gestalt of said 2nd operation, the signal line can be lessened.

[0114] (3) Moreover, compare with the gestalt of said 3rd operation and they are each transistor TN11 and TN16 about discharge of the charge of nodes N5 and N6. Since it carries out by minding, the time amount concerning the discharge can be shortened. Therefore, with the gestalt of this operation, high-speed operation can be carried out as compared with the gestalt of said 3rd operation.

[0115] (Gestalt of the 5th operation) The gestalt of the 5th operation which materialized this invention is hereafter explained according to drawing 7. In addition, with the gestalt of this operation, the sign same about the same configuration as the gestalt of the 4th operation shown in drawing 6 is attached, and the detailed explanation is omitted.

[0116] Drawing 7 shows level converter circuit 20b of the gestalt of this operation. Level converter circuit 20b of the gestalt of this operation is level converter circuit 20a of the gestalt of said 4th operation to the PMOS transistor TP 13 - TP16. And NMOS transistor TN14 - TN17 It omits. And in said level converter circuit 20a, since change of the output terminal of the 1st step of inverter circuit 24, and the input terminal of the 2nd inverter circuit 16, i.e., the potential of a node N6, is the same, the output terminal of an inverter circuit 16 is connected to the node N6 with the gestalt of this operation. That is, the output signal of an inverter circuit 24 is made into said 2nd input signal in 2 with the gestalt of this operation.

[0117] Even if such, in level converter circuit 20b of the gestalt of this operation, it operates like the gestalt of said 4th operation. That is, if an input signal in 0 is set to low

voltage side power-source Vss level, the output signal out is set to low voltage side power-source Vss level, and an input signal in 0 is intermediate voltage Vb. If set to level, the output signal out will be set to high potential side power-source Vdd level.

[0118] And in this output circuit 10a, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of said 2nd operation.

[0119] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation.

(1) In output circuit 10a of the gestalt of this operation, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation. That is, in this output circuit 10a, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0120] (2) Moreover, it is intermediate voltage Vb. Said output signal out is outputted with the input signal in 0 which changes between level and low voltage side power-source Vss level. Therefore, since the number of signals to input can be reduced as compared with the gestalt of said 2nd operation, the signal line can be lessened.

[0121] (3) Moreover, level converter circuit 20b of the gestalt of this operation is level converter circuit 20a of the gestalt of said 4th operation to the PMOS transistor TP 13 - TP16. And NMOS transistor TN14 - TN17 It omits. Therefore, circuitry can be simplified.

[0122] (Gestalt of the 6th operation) The gestalt of the 6th operation which materialized this invention is hereafter explained according to drawing 8. In addition, it prepares for the output stage of level converter circuit 20c in the gestalt of this operation of output circuit 10a of the gestalt of the 2nd operation shown in drawing 4 with the gestalt of this operation. Therefore, the sign same about the same configuration as the gestalt of the 2nd operation is attached, and the detailed explanation is omitted.

[0123] Drawing 8 shows level converter circuit 20c of the gestalt of this operation. Level converter circuit 20c consists of input circuit 21c and said output circuit 10a. the integrating circuit 39 and the PMOS transistor TP 17 which input circuit 21c becomes from inverter circuits 32-36, AND circuit 37, NOR circuit 38, resistance, and capacity - TP24 And NMOS transistor TN18 - TN23 from - it becomes.

[0124] In one input terminal of AND circuit 37, it is intermediate voltage Vb. The

input signal in 0 which changes between level and low voltage side power-source V_{ss} level is inputted, and an input signal in 0 is inputted into the input terminal of another side through an inverter circuit 32 and an integrating circuit 39. The delay circuit 40 is constituted by this inverter circuit 32 and integrating circuit 39. Moreover, the input terminal of NOR circuit 38 is connected to each input terminal N7 and N8 of AND circuit 37, i.e., nodes, respectively. In addition, in an inverter circuit 32, AND circuit 37, and NOR circuit 38, it is intermediate voltage V_b as a power source of operation. The power source of level and the low voltage side power source V_{ss} are supplied, respectively.

[0125] The output terminal of AND circuit 37 is the NMOS transistor TN18. It connects with the gate. NMOS transistor TN18 A drain is the NMOS transistor TN19. And PMOS transistor TP 17 It minds, and connects with the high potential side power source V_{dd} , and the low voltage side power source V_{ss} is supplied to the source. NMOS transistor TN19 In the gate, it is intermediate voltage V_b . It is supplied.

[0126] PMOS transistors [TP / TP and / 18] 17 While the mutual gate is connected that current Miller circuit 41 should be constituted, the gate is the PMOS transistor TP 17. It connects with a drain. PMOS transistor TP 18 The high potential side power source V_{dd} is supplied to the source, and the drain is connected to the input terminal of an inverter circuit 33.

[0127] Inverter circuits 33 and 34 constitute the latch circuit 42.. In these inverter circuits 33 and 34, it is [the high potential side power source V_{dd} and] intermediate voltage V_b as a power source of operation. The power source of level is supplied. The output terminal of an inverter circuit 33 is the PMOS transistor TP 19. It connects with a drain. PMOS transistor TP 19 The high potential side power source V_{dd} is supplied to the source.

[0128] PMOS transistors [TP / TP and / 20] 19 While the mutual gate is connected that current Miller circuit 43 should be constituted, the gate is the PMOS transistor TP 20. It connects with a drain. PMOS transistor TP 20 The high potential side power source V_{dd} is supplied to the source, and the drain is the NMOS transistor TN20 and TN21. It minds and connects with the low voltage side power source V_{ss} . NMOS transistor TN20 In the gate, it is intermediate voltage V_b . It is supplied. Moreover, NMOS transistor TN21 The output terminal of said NOR circuit 38 is connected to the gate.

[0129] And said PMOS transistor TP 19 The node N9 between a drain and the output terminal of an inverter circuit 33 is connected to the input terminal of the 1st inverter circuit 15 which constitutes said output circuit 10a. That is, the potential of a node N9 is inputted into the 1st inverter circuit 15 as said 1st input signal in 1.

[0130] On the other hand, the output terminal of said AND circuit 37 is the NMOS transistor TN22. It connects with the gate. NMOS transistor TN22 In a drain, it is the PMOS transistor TN21. It minds and is intermediate voltage V_b . It is supplied and the low voltage side power source V_{ss} is supplied to the source.

[0131] PMOS transistors [TP / TP and / 22] 21 While the mutual gate is connected that current Miller circuit 44 should be constituted, the gate is the PMOS transistor TP 21. It connects with a drain. PMOS transistor TP 22 In the source, it is intermediate voltage V_b . It is supplied and the drain is connected to the input terminal of an inverter circuit 35. Inverter circuits 35 and 36 constitute the latch circuit 45. In these inverter circuits 35 and 36, it is intermediate voltage V_b as a power source of operation. The power source of level and the low voltage side power source V_{ss} are supplied. The output terminal of an inverter circuit 35 is the PMOS transistor TP 23. It connects with a drain. PMOS transistor TP 23 The high potential side power source V_{dd} is supplied to the source.

[0132] PMOS transistors [TP / TP and / 24] 23 While the mutual gate is connected that current Miller circuit 46 should be constituted, the gate is the PMOS transistor TP 24. It connects with a drain. PMOS transistor TP 24 In the source, it is intermediate voltage V_b . It is supplied and is the NMOS transistor TN24 in the drain. It minds and the low voltage side power source V_{ss} is supplied. NMOS transistor TN24 In the gate, it is intermediate voltage V_b . It is supplied.

[0133] And said PMOS transistor TP 23 The node N10 between a drain and the output terminal of an inverter circuit 35 is connected to the input terminal of the 2nd inverter circuit 16 which constitutes said output circuit 10a. That is, the potential of a node N10 is inputted into the 2nd inverter circuit 16 as said 2nd input signal in 2.

[0134] Thus, if an input signal in 0 is set to low voltage side power-source V_{ss} level in constituted level converter circuit 20c, the potential of a node N7 is immediately set to low voltage side power-source V_{ss} level, and the potential of a node N8 is intermediate voltage V_b from low voltage side power-source V_{ss} level after predetermined time progress by the delay circuit 40. It is set to level. That is, the output signal of AND circuit 37 is set to low voltage side power-source V_{ss} level, and the output signal of NOR circuit 38 is intermediate voltage V_b . It is set to low voltage side power-source V_{ss} level from level after predetermined time progress.

[0135] When the output signal of AND circuit 37 is set to low voltage side power-source V_{ss} level, it is the NMOS transistor TN18. It is turned off. Then, NMOS transistor TN19 It will be turned off and current Miller circuit 41 will be in non-operating state.

[0136] The output signal of NOR circuit 38 is intermediate voltage V_b . When set to level, it is the NMOS transistor TN21. It is turned on. Then, NMOS transistor TN20 Source potential descends and it is this transistor TN20. It is turned on. ON of this NMOS transistor TN20 operates current Miller circuit 43.

[0137] Then, in a node N9, it is the PMOS transistor TP 19. It minds, the high potential side power source Vdd is supplied, and the potential of the node N9 rises to near the high potential side power-source Vdd level. That is, the 1st input signal in 1 is set to high potential side power-source Vdd level. If the potential of a node N9 is set to high potential side power-source Vdd level at this time, that potential will be held by the latch circuit 42.

[0138] And when the output signal of NOR circuit 38 is set to low voltage side power-source Vss level after predetermined time progress, it is the NMOS transistor TN21. It is turned off. Then, NMOS transistor TN20 It will be turned off and current Miller circuit 43 will be in non-operating state. Although current Miller circuit 43 will be in non-operating state at this time, the potential of a node N9 is held by the latch circuit 42 at high potential side power-source Vdd level. Therefore, if an input signal in 0 is set to low voltage side power-source Vss level, the 1st input signal in 1 will be set to high potential side power-source Vdd level.

[0139] Moreover, when the output signal of AND circuit 37 is set to low voltage side power-source Vss level, it is the NMOS transistor TN22. It is turned off. This NMOS transistor TN22 If turned off, current Miller circuit 44 will be in non-operating state.

[0140] The output signal of NOR circuit 38 is intermediate voltage Vb. When set to level, it is the NMOS transistor TN23. It is turned on. This NMOS transistor TN23 ON operates current Miller circuit 46.

[0141] Then, in a node N10, it is the PMOS transistor TP 23. It minds, intermediate voltage Vb is supplied and the potential of the node N10 is intermediate voltage Vb. It goes up to near the level. That is, the 2nd input signal in 2 is intermediate voltage Vb. It is set to level. At this time, the potential of a node N10 is intermediate voltage Vb by the latch circuit 45. It is held at level.

[0142] And when the output signal of NOR circuit 38 is set to low voltage side power-source Vss level after predetermined time progress, it is the NMOS transistor TN23. It is turned off. This NMOS transistor TN23 If turned off, current Miller circuit 46 will be in non-operating state. Although current Miller circuit 46 will be in non-operating state at this time, the potential of a node N10 is intermediate voltage Vb at a latch circuit 45. It is held at level. Therefore, if an input signal in 0 is set to low voltage side power-source Vss level, the 2nd input signal in 2 is intermediate voltage Vb. It is set to level.

[0143] Moreover, if an input signal in 0 is set to low voltage side power-source Vss level with the gestalt of this operation at this time, that input signal in 0 is intermediate voltage Vb by NOR circuit 38 and the delay circuit 40. It is changed into the single shot pulse signal set to low voltage side power-source Vss level from level after predetermined time progress. Therefore, the NMOS transistor TN21 and TN23 Since ON time amount becomes short, they

are this transistor TN21 and TN23. The flowing penetration current can be suppressed small.

[0144] In this way, the 1st input signal in 1 is set to high potential side power-source Vdd level, and the 2nd input signal in 2 is intermediate voltage Vb. If set to level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will be set to low voltage side power-source Vss level.

[0145] On the other hand, an input signal in 0 is intermediate voltage Vb. Shortly after being set to level, the potential of a node N7 is intermediate voltage Vb. It is set to level and the potential of a node N8 is intermediate voltage Vb after predetermined time progress by the delay circuit 40. It is set to low voltage side power-source Vss level from level. That is, the output signal of AND circuit 37 is intermediate voltage Vb. It is set to low voltage side power-source Vss level from level after predetermined time progress, and the output signal of NOR circuit 38 is set to low voltage side power-source Vss level.

[0146] When the output signal of NOR circuit 38 is set to low voltage side power-source Vss level, it is the NMOS transistor TN21. It is turned off. Then, NMOS transistor TN20 It will be turned off and current Miller circuit 43 will be in non-operating state. [0147] The output signal of AND circuit 37 is intermediate voltage Vb. When set to level, it is the NMOS transistor TN18. It is turned on. Then, NMOS transistor TN19 Source potential descends and it is this transistor TN19. It is turned on. ON of this NMOS transistor TN19 operates current Miller circuit 41.

[0148] Then, in the input terminal of an inverter circuit 33, it is the PMOS transistor TP 18. It minds, the high potential side power source Vdd is supplied, and the potential of the input terminal rises to near the high potential side power-source Vdd level. That is, the potential in 1 of a node N9, i.e., the 1st input signal, is intermediate voltage Vb. It is set to level. At this time, the potential of a node N9 is intermediate voltage Vb by the latch circuit 42. It is held at level.

[0149] And when the output signal of AND circuit 37 is set to low voltage side power-source Vss level after predetermined time progress, it is the NMOS transistor TN18. It is turned off. Then, NMOS transistor TN19 It will be turned off and current Miller circuit 41 will be in non-operating state. Although current Miller circuit 41 will be in non-operating state at this time, the potential of a node N9 is intermediate voltage Vb at a latch circuit 42. It is held at level. Therefore, an input signal in 0 is intermediate voltage Vb. If it becomes, the 1st input signal in 1 is intermediate voltage Vb. It is set to level.

[0150] Moreover, when the output signal of NOR circuit 38 is set to low voltage side power-source Vss level, it is the NMOS transistor TN23. It is turned off. This NMOS transistor TN23 If turned off, current Miller circuit 46 will be in non-operating state.

[0151] The output signal of AND circuit 37 is intermediate voltage Vb. When set to

level, it is the NMOS transistor TN22. It is turned on. This NMOS transistor TN22 ON operates current Miller circuit 44.

[0152] Then, in the input terminal of an inverter circuit 35, it is the PMOS transistor TP 22. It minds and is intermediate voltage V_b . It is supplied and the potential of the input terminal is intermediate voltage V_b . It goes up to near the level. That is, the potential in 2 of a node N10, i.e., the 2nd input signal, is set to low voltage side power-source V_{ss} level. At this time, the potential of a node N10 is held by the latch circuit 45 at low voltage side power-source V_{ss} level.

[0153] And when the output signal of AND circuit 37 is set to low voltage side power-source V_{ss} level after predetermined time progress, it is the NMOS transistor TN22. It is turned off. This NMOS transistor TN22 If turned off, current Miller circuit 44 will be in non-operating state. Although current Miller circuit 44 will be in non-operating state at this time, the potential of a node N10 is held by the latch circuit 45 at low voltage side power-source V_{ss} level. Therefore, if an input signal in 0 is set to low voltage side power-source V_{ss} level, the 2nd input signal in 2 will be set to low voltage side power-source V_{ss} level.

[0154] Moreover, at the gestalt of this operation, an input signal in 0 is intermediate voltage V_b at this time. If set to level, that input signal in 0 is intermediate voltage V_b by AND circuit 37 and the delay circuit 40. It is changed into the single shot pulse signal set to low voltage side power-source V_{ss} level from level after predetermined time progress. Therefore, the NMOS transistor TN18 and TN22 Since ON time amount becomes short, they are this transistor TN18 and TN22. The flowing penetration current can be suppressed small.

[0155] In this way, the 1st input signal in 1 is intermediate voltage V_b . If it is set to level and the 2nd input signal in 2 is set to low voltage side power-source V_{ss} level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will be set to high potential side power-source V_{dd} level.

[0156] That is, if an input signal in 0 is set to low voltage side power-source V_{ss} level in level converter circuit 20c of the gestalt of this operation, the output signal out is set to low voltage side power-source V_{ss} level, and an input signal in 0 is intermediate voltage V_b . If set to level, the output signal out will be set to high potential side power-source V_{dd} level.

[0157] And in this output circuit 10a, a power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation.

[0158] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation.

(1) In output circuit 10a of the gestalt of this operation, a power source V_{dd} and the output signal out which carries out full amplitude actuation in the range of V_{ss} level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation. That is, in this output circuit 10a, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0159] (2) Moreover, it is intermediate voltage V_b . Said output signal out is outputted with the input signal in 0 which changes between level and low voltage side power-source V_{ss} level. Therefore, since the number of signals to input can be reduced as compared with the gestalt of said 2nd operation, the signal line can be lessened.

[0160] (3) Moreover, if an input signal in 0 is set to low voltage side power-source V_{ss} level in level converter circuit 20c of the gestalt of this operation, the input signal in 0 is intermediate voltage V_b by NOR circuit 38 and the delay circuit 40. It is changed into the single shot pulse signal set to low voltage side power-source V_{ss} level from level after predetermined time progress. Therefore, the NMOS transistor TN21 and TN23 Since ON time amount becomes short, they are this transistor TN21 and TN23. The flowing penetration current can be suppressed small. Moreover, an input signal in 0 is intermediate voltage V_b . If set to level, the input signal in 0 is intermediate voltage V_b by AND circuit 37 and the delay circuit 40. It is changed into the single shot pulse signal set to low voltage side power-source V_{ss} level from level after predetermined time progress. Therefore, the NMOS transistor TN18 and TN22 Since ON time amount becomes short, they are this transistor TN18 and TN22. The flowing penetration current can be suppressed small. Therefore, each transistor TN18 and TN21 -TN23 Since the flowing penetration current can be suppressed small, power consumption is reducible.

[0161] (Gestalt of the 7th operation) The gestalt of the 7th operation, which materialized this invention is hereafter explained according to drawing 9. In addition, with the gestalt of this operation, the sign same about the same configuration as the gestalt of the 2nd operation shown in drawing 4 is attached, and the detailed explanation is omitted.

[0162] Drawing 9 shows NAND circuit 50 in the gestalt of this operation. As for output circuit 10b with which the output stage of NAND circuit 50 is equipped, the 1st and 2nd inverter circuits 15 and 16 are permuted by 1st and 2nd NAND circuits 51 and 52 to output circuit 10a of the gestalt of the 2nd operation. That is, the output signal of 1st NAND circuit 51 is outputted to a node N1, and the output signal of 2nd NAND circuit 52 is outputted

[0163] In 1st NAND circuit 51, they are the high potential side power source V_{dd} and intermediate voltage V_b as a power source of operation. The power source of level is supplied. An input signal in 11 is inputted into one input terminal of 1st NAND circuit 51 through the power source 53 for level shifts, and an input signal in 12 is inputted into the output terminal of the another side through the power source 54 for level shifts.

[0164] Said input signals in11 and in12 are signals which change between low voltage side power-source Vss level and intermediate voltage Vb level. And the power sources 53 and 54 for level shifts are low voltage side power-source Vss level and intermediate voltage Vb. It is intermediate voltage Vb about the input signals in11 and in12 which change between level. It shifts to the signal which changes between level and high potential side power-source Vdd level, and the shifted signal is outputted to 1st NAND circuit 51

[0165] In 2nd NAND circuit 52, it is intermediate voltage V_b as a power source of operation. The power source of level and the low voltage side power source V_{ss} are supplied. Said input signal in 11 is inputted into one input terminal of 2nd NAND circuit 52, and said input signal in 12 is inputted into the input terminal of the another side.

[0166] Thus, if said input signals in11 and in12 are set to low voltage side power-source V_{ss} level in both constituted output circuit 10b, these input signals in11 and in12 are intermediate voltage V_b by the power sources 53 and 54 for level shifts. It is shifted to the signal of level and the shifted signal is inputted into 1st NAND circuit 51. Moreover, said input signals in11 and in12 of low voltage side power-source V_{ss} level are inputted into 2nd NAND circuit 52.

[0167] Then, the output signal of 1st NAND circuit 51, i.e., the potential of a node N1 is set to high potential side power-source Vdd level, and the output signal of 2nd NAND circuit 52, i.e., the potential of a node N2, is intermediate voltage Vb . It is set to level. In this way, the potential of a node N1 is set to high potential side power-source Vdd level, and the potential of a node N2 is intermediate voltage Vb . If set to level, the CMOS inverter circuit 11 will operate like the gestalt of the 2nd operation, and the output signal out of NAND circuit 50 will be set to high potential side power-source Vdd level.

[0168] Moreover, said both input signals in11 and in12 are intermediate voltage Vb. If set to level, these input signals in11 and in12 will be shifted to the signal of high potential side power-source Vdd level by the power sources 53 and 54 for level shifts, and the shifted signal will be inputted into 1st NAND circuit 51. Moreover, in 2nd NAND circuit 52, it is intermediate voltage Vb. Said input signals in11 and in12 of level are inputted.

is intermediate voltage V_b . If it is set to level and the output signal of 2nd NAND circuit 52, i.e., the potential of a node N2, is set to low voltage side power-source V_{ss} level. In this way, the potential of a node N1 is intermediate voltage V_b . If it is set to level and the potential of a node N2 is set to low voltage side power-source V_{ss} level, the CMOS inverter circuit 11 will operate like the gestalt of the 2nd operation, and the output signal out of NAND circuit 50 will be set to low voltage side power-source V_{ss} level.

[0170] Moreover, said input signal in 11 is intermediate voltage V_b . If it is set to level and said input signal in 12 is set to low voltage side power-source V_{ss} level, an input signal in 11 is shifted to the signal of high potential side power-source V_{dd} level by the power sources 53 and 54 for level shifts, and an input signal in 12 is intermediate voltage V_b . It is shifted to the signal of level. And the shifted signal is inputted into 1st NAND circuit 51, respectively. Moreover, in 2nd NAND circuit 52, it is intermediate voltage V_b . The input signal in 11 of level and the input signal in 12 of low voltage side power-source V_{ss} level are

inputted. [0171] Then, the output signal of 1st NAND circuit 51, i.e., the potential of a node N1 is set to high potential side power-source Vdd level, and the output signal of 2nd NAND circuit 52, i.e., the potential of a node N2, is intermediate voltage Vb. It is set to level. In this way, the potential of a node N1 is set to high potential side power-source Vdd level, and the potential of a node N2 is intermediate voltage Vb. If set to level, the CMOS inverter circuit 111 will operate like the gestalt of the 2nd operation, and the output signal out of NAND circuit 50 will be set to high potential side power-source Vdd level.

[0172] Moreover, said input signal in 11 is set to low voltage side power-source level, and said input signal in 12 is intermediate voltage V_b . If set to level, an input signal in 11 is intermediate voltage V_b by the power sources 53 and 54 for level shifts. It is shifted to the signal of level and an input signal in 12 is shifted to the signal of high potential side power-source V_{dd} level. And the shifted signal is inputted into 1st NAND circuit 51 respectively. Moreover, in 2nd NAND circuit 52, it is the input signal in 11 and intermediate voltage V_b of low voltage side power-source V_{ss} level. The input signal in 12 of level is

[0173] Then, the output signal of 1st NAND circuit 51, i.e., the potential of a node N1 is set to high potential side power-source V_{dd} level, and the output signal of 2nd NAND circuit 52, i.e., the potential of a node N2, is intermediate voltage V_b . It is set to level. In this way, the potential of a node N1 is set to high potential side power-source V_{dd} level, and the potential of a node N2 is intermediate voltage V_b . If set to level, the CMOS inverter circuit 11 will operate like the gestalt of the 2nd operation, and the output signal out of NAND circuit 51 will be set to high potential side power-source V_{dd} level.

[0174] That is, in both NAND circuits 50 of the gestalt of this operation, said input signals in11 and in12 are intermediate voltage Vb. If the output signal out will be set to low voltage side power-source Vss level if set to level, and at least one side is set to low voltage side power-source Vss level among said input signals in11 and in12, the output signal out will be set to high potential side power-source Vdd level.

[0175] And in this output circuit 10b, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0.5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain. [0176] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation.

(1) In output circuit 10b of the gestalt of this operation, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0.5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation. That is, in this output circuit 10b, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0177] (Gestalt of the 8th operation) The gestalt of the 8th operation which materialized this invention is hereafter explained according to drawing 10. In addition, it prepares for the output stage of the operational amplifier circuit 60 in the gestalt of this operation of output circuit 10a of the gestalt of the 2nd operation shown in drawing 4 with the gestalt of this operation. Therefore, the sign same about the same configuration as the gestalt of the 2nd operation is attached, and the detailed explanation is omitted.

[0178] Drawing 10 shows the operational amplifier circuit 60 of the gestalt of this operation. The operational amplifier circuit 60 consists of an input circuit 61 and said output circuit 10a. An input circuit 61 consists of the PMOS transistors [TP / TP and / 26] 25, NMOS transistor TN24 -TN28, and resistance R3-R5.

[0179] The NMOS transistor TN24 and TN25 while the mutual source is connected, in the source, it is the NMOS transistor TN26. It minds and the low voltage side power source Vss is supplied. The NMOS transistor TN26 and TN27 That current Miller circuit 62 should be constituted, while the mutual gate is connected, the gate is the NMOS transistor TN27. It connects with the gate. NMOS transistor TN27 The high potential side power source Vdd is supplied to a drain through resistance R3, and the low voltage side power source Vss is supplied to the source. And the NMOS transistor TN26 and TN27 And resistance R3 constitutes the constant current source.

[0180] Said NMOS transistor TN24 In a drain, it is the NMOS transistor TN28. And PMOS transistor TP 25 It minds and the high potential side power source Vdd is supplied. NMOS transistor TN28 In the gate, it is intermediate voltage Vb. It is supplied.

[0181] PMOS transistors [TP / TP and / 26] 25 While the mutual gate is connected that current Miller circuit 63 should be constituted, the gate is the PMOS transistor TP 25. It connects with a drain. PMOS transistor TP 26 The high potential side power source Vdd is supplied to the source, resistance R4 is minded [the], and it is intermediate voltage Vb. It is supplied.

[0182] Moreover, said NMOS transistor TN25 Resistance R5 is minded and it is intermediate voltage Vb. It is supplied. This NMOS transistor TN25 The gate is the non-inversed input terminal of the operational amplifier circuit 60, and is intermediate voltage Vb in this gate. The input signal in 21 which changes between level and low voltage side power-source Vss level is inputted. Moreover, said NMOS transistor TN24 The gate is the power-source Vss level is inputted. Moreover, said NMOS transistor TN25 The gate is the non-inversed input terminal of the operational amplifier circuit 60, and is intermediate voltage Vb in this gate. The input signal in 22 which changes between level and low voltage side power-source Vss level is inputted.

[0183] And said PMOS transistor TP 26 The node N11 between resistance R4 is connected to the input terminal of the 1st inverter circuit 15 which constitutes said output circuit 10a. That is, the potential of a node N11 is inputted into the 1st inverter circuit 15 as said 1st input signal in 1. Moreover, said NMOS transistor TN25 The node N12 between resistance R5 is connected to the input terminal of the 2nd inverter circuit 16 which constitutes said output circuit 10a. That is, the potential of a node N12 is inputted into the 2nd inverter circuit 16 as said 2nd input signal in 2.

[0184] In addition, said resistance R4 and R5 maintains the potential difference between nodes N [N11 and] 112 on intermediate voltage Vb level (2.5 volts). That is, if the potential of a node N11 rises to near the high potential side power-source Vdd level, the potential of a node N12 is intermediate voltage Vb. It goes up to near the level. On the other hand, if the potential of a node N12 descends to near the low voltage side power-source Vss level, the potential of a node N11 is intermediate voltage Vb. It descends to near the level.

[0185] Thus, when the level of the input signal in 22 inputted into an inverted input terminal becomes high relatively in the constituted operational amplifier circuit 60 from the level of the input signal in 21 inputted into a non-inversed input terminal, it is the NMOS transistor TN24. Current drive capacity is the NMOS transistor TN25. It becomes higher than current drive capacity. Then, NMOS transistor TN28 Source potential descends and it is this transistor TN28. Current drive capacity is heightened. This NMOS transistor TN28 When current drive capacity is heightened, it is the PMOS transistor TP 25. A drain current, i.e., the

drain current of the PMOS transistor TP 26, increases. [0186] Moreover, since in other words the level of the input signal in 21 inputted into a non-inversed input terminal becomes low relatively from the level of the input signal in 22 inputted into an inverted input terminal, it is the NMOS transistor TN25. Current drive capacity is suppressed. Then, NMOS transistor TN25 A drain current decreases.

[0187] And the potential in 1 of a node N11, i.e., said 1st input signal, rises to near the high potential side power-source Vdd level in operating in this way, and the potential in 2 of a node N12, i.e., said 2nd input signal, is intermediate voltage Vb. It goes up to near the power-source Vdd level, and the 2nd input signal in 2 is intermediate voltage Vb. If it goes up to near the level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will descend to near the low voltage side power-source Vss level.

[0188] On the other hand, when the level of the input signal in 22 inputted into an inverted input terminal becomes low relatively from the level of the input signal in 21 inputted into a non-inversed input terminal, it is the NMOS transistor TN24. Current drive capacity is into the NMOS transistor TN25. It becomes lower than current drive capacity. Then, NMOS transistor TN24 It follows on the fall of current drive capacity, and is the NMOS transistor TN28. Current drive capacity is suppressed. This NMOS transistor TN28 When current drive capacity is suppressed, it is the PMOS transistor TP 25. Drain current TP 26, i.e., a PMOS transistor, A drain current decreases.

[0189] Moreover, since in other words the level of the input signal in 21 inputted into a non-inversed input terminal becomes high relatively from the level of the input signal in 22 inputted into an inverted input terminal, it is the NMOS transistor TN25. Current drive capacity is heightened. Then, NMOS transistor TN25 A drain current increases. [0190] And the potential in 1 of a node N11, i.e., said 1st input signal, is intermediate voltage Vb by operating in this way. It descends to near the level and the potential in 2 of a node N12, i.e., said 2nd input signal, descends to near the low voltage side power-source Vss level. In this way, the 1st input signal in 1 is intermediate voltage Vb. If it descends to near the level and the 2nd input signal in 2 descends to near the low voltage side power-source Vss level, said output circuit 10a will operate like the gestalt of the 2nd operation, and the output signal out will go up to near the high potential side power-source Vdd level.

[0191] And in this output circuit 10a, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) can be outputted, without impressing the electrical potential difference which exceeds that proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain

like the gestalt of said 2nd operation.

[0192] As described above, the operation effectiveness taken below can be acquired with the gestalt of this operation.

(1) In output circuit 10a of the gestalt of this operation, a power source Vdd and the output signal out which carries out full amplitude actuation in the range of Vss level (0-5 volts) are outputted, without impressing the electrical potential difference which exceeds the proof pressure (2.5 volts) between the gate of each transistors TP1 and TN1, and a source drain like the gestalt of the 2nd operation. That is, in this output circuit 10a, the output signal out of the amplitude exceeding pressure-proofing of each transistors TP1 and TN1 can be outputted, without raising pressure-proofing of each transistors TP1 and TN1.

[0193] In addition, the gestalt of operation of this invention may be changed as follows. O At the gestalt of each above-mentioned implementation, it is the fixed intermediate voltage Vb in the middle level of power sources Vdd and Vss to the gate of the input terminal TP1 and TN1 of the CMOS inverter circuit 11, i.e., both transistors. Although it was made to supply The intermediate voltage Vb As long as an electrical-potential-difference value is between an electrical potential difference only with the low threshold of high potential side power-source Vdd level to the PMOS transistor TP 1, and an electrical potential difference only with the high threshold of low voltage side power-source Vss level to the NMOS transistor TN1, it may be been fixed or changed.

[0194] O With the gestalt of the above 3rd - the 6th and 8th implementation, although output circuit 10a of the gestalt of the 2nd operation was used, the output circuit 10 of the gestalt of the 1st operation which is shown in drawing 4 and which is shown in drawing 2 may be used.

[0195] O In order to make it the big potential difference not arise with the gestalt of each above-mentioned implementation between the sources of both the transistors TP1 and TN1 (i.e., between nodes N [N1 and]2). The timing which raises the potential of a node N2 at the lime of the standup of an output signal out as shown in drawing 3 is already set from the timing which raises the potential of a node N1 at the time of falling of a comb and an output signal out. Although timing which drops the potential of a node N2 was made later than the timing which drops the potential of a node N1, the potential of nodes N1 and N2 may be made to change to coincidence.

[0196] O With the gestalt of implementation of the above 6th, although the delay circuit 40 was constituted from an inverter circuit 32 and an integrating circuit 39 which consists of resistance and capacity, it is not limited to this configuration. For example, two or more inverter circuits may be connected to a serial, and a delay circuit may be constituted.

[0197]

[Effect of the Invention] As explained in full detail above, according to this invention, in the output circuit which consists of a CMOS inverter circuit, the output circuit which may output the output signal of the amplitude exceeding pressure-proofing of an MOS transistor and the level converter circuit equipped with the output circuit, a logical circuit, and an operational amplifier circuit can be offered.

[Brief Description of the Drawings]

[Drawing 1] It is the principle explanatory view of this invention.

[Drawing 2] It is the circuit diagram showing the output circuit in the gestalt of the 1st operation.

[Drawing 3] It is the wave form chart showing actuation of the output circuit in the gestalt of the 1st operation.

[Drawing 4] It is the circuit diagram showing the output circuit in the gestalt of the 2nd operation.

[Drawing 5] It is the circuit diagram showing the level converter circuit in the gestalt of the 3rd operation.

[Drawing 6] It is the circuit diagram showing the level converter circuit in the gestalt of the 4th operation.

[Drawing 7] It is the circuit diagram showing the level converter circuit in the gestalt of the 5th operation.

[Drawing 8] It is the circuit diagram showing the level converter circuit in the gestalt of the 6th operation.

[Drawing 9] It is the circuit diagram showing the NAND circuit in the gestalt of the 7th operation.

[Drawing 10] It is the circuit diagram showing the operational amplifier circuit in the gestalt of the 8th operation.

[Description of Notations]

1 CMOS Inverter Circuit

2 Potential Control Circuit

TP PMOS Transistor

TN NMOS transistor

V1 The high potential side power source as an external power

V2 The low voltage side power source as an external power

V3 Reference voltage

in Input signal

out Output signal

OUTPUT CIRCUIT, LEVEL CONVERTER CIRCUIT, LOGIC CIRCUIT AND OPERATIONAL AMPLIFIER CIRCUIT

Patent number: JP11346150
Publication date: 1999-12-14
Inventor: OKADA KOJI
Applicant: FUJITSU LTD;; FUJITSU VLSI LTD
Classification:
 - **international:** H03K19/0948; H03K19/0175; H03K19/0185;
 H03K19/003
 - **European:** H03K19/0185B4; H03K19/0185B4D
Application number: JP19980151627 19980601
Priority number(s): JP19980151627 19980601

Also published as:


 US6249169 (B)
 FR2779293 (A)

[Report a data error](#)

Abstract of JP11346150

PROBLEM TO BE SOLVED: To provide an output circuit which can output an output signal of an amplitude that exceeds the breakdown voltage of a MOS transistor, for an output circuit consisting of a CMOS inverter circuit.

SOLUTION: A potential control circuit 2 supplies a voltage between a voltage lower by a threshold of a PMOS transistor TP than a high potential side power source V1 level and a voltage higher by a threshold of an NMOS transistor TN than a low potential side power source V2 to a gate as a reference voltage V3. Then, when an input signal (in) reaches a first level, the source potentials of both of the transistors TP and TN are synchronized and raised, a voltage between a gate and the source of the transistor TN is made lower than the threshold with a source potential of the transistor TP as a power source V1 level. When the input signal (in) reaches a second level, the source potential of both of the transistors TP and TN are synchronized and lowered, and the voltage between the gate and the source is lowered than the threshold with the source potential of the transistor TN as a power source V2 level.



Data supplied from the **esp@cenet** database - Worldwide

前記INMOSドランシングのソース電圧を基準電圧と異じてこゝに記載するタイミングを、前記PN MOSトランジスタのソース電圧を適切に設定するタイミングより早くした。 [0013] 前記項6に記載の効果は、請求項3又は4に記載の出力回路と、入力信号を前記第1の入力信号とその第1の入力信号と同期して同方向に変化する第2の入力信号に変換し、その変換した第1及び第2の入力信号を前記出力回路に出力する入力信号変換回路とを備えた。

請求項7に記載の効果は、請求項6に記載

記載の出力回路を、その出力側に備えた。
【0019】(作用) 従って、請求項1に記載の発明によれば、電位制御回路2によつて、入力信号: i が第1トランジスタTP、第2トランジスタTNのソース側が共に同相(+)で駆動され、PMOSトランジスタTPのソース側が共に同相(-)で駆動される。

は出力信号のノイズ抑制効果をもたらす。また、NMOのソース電位は高電位側電源 V₁ レベルとされ、NMO-Sトランジスタ TN のゲート・ソース間電圧がそのいきなり低下される。一方、入力信号 i_{in} が第2のレベルより低くされると、第2の入力電位が基準電位より高くなる。

出力電圧が下がるにつれて、各トランジスタのゲート-ソース間電圧がそのしきいより下くなる。したがって、各トランジスタのゲート-ソース間電圧がゼロとなる。このときの出力信号は「0」である。この状態を「截止状態」といふ。この状態では、各トランジスタの漏極-ソース間電圧が正の電圧である。したがって、各トランジスタの漏極-ソース間電流が流れ、各トランジスタの漏極-ソース間電圧が下がる。この状態を「活性化状態」といふ。この状態では、各トランジスタの漏極-ソース間電圧が正の電圧である。したがって、各トランジスタの漏極-ソース間電流が流れ、各トランジスタの漏極-ソース間電圧が下がる。この状態を「活性化状態」といふ。

シスタのソース電位が同期して下降されて、NMOSトランジスタのソース電位が低電位側電源レベルとされ、PMOSトランジスタのゲート・ソース間電圧がそのしきい値より低くされる。つまり、各トランジスタのゲート、ソース・ドレインとの間に印加する電圧を外部電源の差電圧以下としながら、外部電源レベルの範囲でフル振幅動作する出力信号が作出される。従つて、各トランジスタのソース電位を上げることなく、各トランジスタの耐圧を上げることなく、各トランジスタの耐圧を超える振幅の出力信号を生み出しができる。

【0021】請求項3に記載の発明によれば、第1の入力信号が基礎電圧レベル、第2の入力信号が基礎電圧レベルになると、第1及び第2のソースフォロワ回路によって、両トランジスタのソース電位が同期して上昇され、PMOSトランジスタのソース電位が基準電圧レベルとされ、NMOSトランジスタのゲート・ソース間電圧がそのしきい値より低くされる(ゲート・ソース間電圧ゼロ)。一方、第1の入力信号が基準電圧レベル、第2の入力信号が低電圧電源に接続するトランジスタが基礎電圧レベルになると、第1及び第2のソース電位が同期して上昇され、PMOSトランジスタのゲート・ソース間電圧がそのしきい値より高くなる(ゲート・ソース間電圧ゼロ)。したがって、第1及び第2のソース電位が同期して上昇する第2の入力信号によって、出力回路では、第1及び第2の入力信号をそれぞれ出力回路に接続する。すると、出力回路では、第1及び第2の入力信号を同時に逆方向に変換する第2の入力信号によって、各トランジスタのゲートと、ソースインジケーター間に印加する電圧を外部電源の電圧電圧以上ながら、外部電源レベルの範囲で振幅動作する。

第1及び第2リードノード回路において、同一ノードのソース電位が同周期で下降する間に、N-MOSトランジスタのソース電位が低電位側電源レベルとされ、PMOSトランジスタのゲート・ソース間電圧がその高いより低い値となる（ゲート・ソース間電圧ゼロ）。

ミラー回路は、入力信号をワンドットパルス信号に切り替えて、第1及び第2のスイッチ回路を介して第1及び第2のスイッチ回路を同期して所定時間だけ活性化させる。第2のスイッチ回路を同期して所定時間だけ活性化させるとともに、第3及び第4のスイッチ回路を介して第3及び第4のカレントミラー回路を同期して所定時間だけ活性化させる。すると、第1の入力信号を変換回路部は、第1及び第3のカレントミラー回路が所定時間だけ活性化されるが第1のラッチ回路のラッチ回路によって、入力信号に基づく信号であって、高電位側電源レベルと基準電圧レベルとの間で変化する電位の入力信号を生成し、その入力信号を出力回路に出力する。第2の入力信号を出力回路に出力するが第2のラッチ回路のラッチ回路が所定時間だけ活性化されるが第2の入力信号に基づく信号であって、基準電圧レベルと低電位側電源レベルとの間で変化し、かつ第1の入力信号と同期して同方向に活性化する第2の入力信号と同期して同方向に活性化する。すると、出力回路では、第1及び第2のカレントミラー回路が所定時間だけ活性化されるが第2のカレントミラー回路が所定時間だけ活性化される。従って、各トランジスタの耐圧を上げることなく、各トランジスタの耐圧を超える限幅の出力信号を出力することができる。

〔0.062〕 請求項1に記載の如きによれば、第1の入力信号を変換回路部は、入力信号に基づく信号を第1及び第3のカレントミラー回路を活性化状態に切り替えて、高電位側電源レベルと基準電圧レベルとの間で変化する電位の入力信号を生成し、その入力信号を出力回路に出力する。第2の入力信号を変換回路部は、入力信号に基づいて第2及び第4のカレントミラー回路を活性化状態に切り替えて、基準電圧レベルと低電位側電源レベルとの間で変化する電位の入力信号を生成し、その入力信号を出力回路に出力する。従つて、各トランジスタの耐圧を超える限幅の出力信号を出力することができる。

号を出力することができる。

【0029】請求項1-1に記載の発明によれば、論理回路の出力回路の出力回路に接続する第1の入力信号を生成し、第2の入力信号を出力する。すると、各トランジスタの耐圧を上げることなく、各トランジスタの耐圧を超える振幅の論理回路の出力信号を出力することができる。

【0030】請求項1-2に記載の発明によれば、オペアンプ回路の出力回路には請求項1-1のいずれかに記載の出力回路が備えられているので、CMOSインバータ回路の出力回路の出力回路の出力信号を上げることなく、各トランジスタの耐圧を超える振幅のオペアンプ回路の出力信号を出力することができる。

【0031】請求項1-3に記載の発明によれば、オペアンプ回路の出力回路には請求項1-1のいずれかに記載の出力回路が備えられているので、各トランジスタの耐圧を超える振幅のオペアンプ回路の出力信号を出力することができる。

【0032】図2は、本実施の形態における出力回路の構成を示す。出力回路10は、PMOSトランジスタT1からT4を経て、第1の入力信号と第2の入力信号とを反転する。第2の入力信号は、第1の入力信号と同様に変化する。第2の入力信号は、第1の入力信号と反転する。第2の入力信号は、第1の入力信号と反転する。

の入力信号として出力回路に出力する。すると、出力回路では、第1及び第2の入力信号に基いて、各トランジスタのゲートヒートと、ソース・ドレインヒートとの間に電圧を外部電源の差電圧以下にしないが、外部電源レベルの範囲でフル振幅動作の出力信号が得られる。世帯、各トランジスタの耐圧を上げることなく、各トランジスタの耐圧を超える振幅の出力信号を出すことができる。

【0028】請求項10に記載の発明によれば、ワシントンモトランジスタTTLとからなるCMOSインバータ回路11、電位制御回路を構成するソース電位制御回路としての第1及び第2のソースフォロワ回路12、13とから構成される。

【0033】PMOSトランジスタTPIのソース、即ノードN1には、前記第1のソースフォロワ回路12構成するNMOSトランジスタTNPが供給される。又、N高電位側電源Vdd(5ボルト)が供給される。又、N

12

OSトランジスタTN1のソース、即ちノードN2には、前記第2のソースファラオ回路1.3を構成するPMOSトランジスタTP1、TN1の耐圧は、それぞれ2.5ボルトとなっている。そして、インバータ回路1.1の入力端子には、電源Vdd、Vsの中间電圧Vbとしての中间電圧Vbは、出力回路1.0と同一チップ上に搭載される電位制御回路を構成する基準電圧発生回路としての電圧発生回路1.4にて生成される。

【0034】前記NMOSトランジスタTN2のゲートには、図3に示すように中间電圧Vbレベルと高電位側電源Vddレベルとの間で変化する第1の入力信号in1が中间電圧Vbレベルになると、その第1の入力信号in1が中间電圧Vbレベルになると、NMOSトランジスタTN2のソース、即ち前記ノードN1の電位がほぼ中间電圧Vb (Vb-Vth) レベルになると。一方、第1の入力信号in1が高電位側電源Vddレベルになると、前記ノードN1の電位がほぼ高電位側電源Vdd (Vdd-Vth) レベルになると。

【0035】前記PMOSトランジスタTP2のゲートには、図3に示すように低電位側電源Vsレベルと中间電圧Vbレベルとの間で変化する第2の入力信号in2が中间電圧Vbレベルになると、その第2の入力信号in2が低電位側電源Vs (Vs+Vth) レベルになると。一方、第2の入力信号in2が中间電圧Vbレベルになると、前記ノードN2の電位がほぼ中间電圧Vb (Vb+Vth) レベルにな。

【0036】そして、出力回路1.0は、第1及び第2の入力信号in1、in2に基づいて、インバータ回路1.1の出力端子から電源Vdd、Vsレベルで変化する出力信号out1が作出されるよう構成されている。

【0037】このように構成された出力回路1.0は、図3に示すように動作する。即ち、第1の入力信号in1が中间電圧Vbレベルになり、第2の入力信号in2が低電位側電源Vsレベルになると、上記したようにノードFN1の電位が中间電圧Vbレベルになり、ノードN2の電位が低電位側電源Vsレベルになる。

【0038】ノードN1の電位が中间電圧Vbレベルになると、前記PMOSトランジスタTP1のゲートと、ソース間電圧が0ボルトとなるため、既トランジスタTP1がオフされる。又、ノードN2の電位が中间電圧Vbレベルになると、前記NMOSトランジスタTN1のゲートと、ソース間電圧が0ボルトとなるため、既トランジスタTN1がオフされる。従って、出力回路1.0の出力信号out1は、高電位側電源Vddレベルになる。

【0039】つまり、本実施の形態の出力回路1.0では、第1の入力信号in1が中间電圧Vbレベルになると、第2の入力信号in2が低電位側電源Vsレベルになると、その出力信号out1が低電位側電源Vsレベルになり、第1の入力信号in1が高電位側電源Vddレベルになり、第2の入力信号in1が中间電圧Vbレベルになると、その出力信号out1が高電位側電源Vddレベルになる。

【0040】ノードN1の電位が高電位側電源Vddレベルになると、前記PMOSトランジスタTP1のゲートと、ソース間電圧が2.5ボルトとなるため、既トランジスタTP1がオフされる。又、ノードN2の電位が中间電圧Vbレベルになると、前記NMOSトランジスタTN1のゲートと、ソース間電圧が0ボルトとなるため、既トランジスタTN1がオフされる。従って、出力回路1.0の出力信号out1は、高電位側電源Vddレベルになる。

【0041】つまり、本実施の形態の出力回路1.0では、第1の入力信号in1が中间電圧Vbレベルになると、第2の入力信号in2が低電位側電源Vsレベルになると、その出力信号out1が低電位側電源Vsレベルになり、第1の入力信号in1が高電位側電源Vddレベルになり、第2の入力信号in1が中间電圧Vbレベルになると、その出力信号out1が高電位側電源Vddレベルになる。

【0042】しかも、この出力回路1.0では、各トランジスタTP1、TN1のゲートと、ソース、ドレインとの間ににおいて、その耐圧(2.5ボルト)を超える電圧を印加することなく、電源Vdd、Vsレベル(0~5ボルト)の範囲でフル振幅動作する出力信号out1を出すことができる。尚、本実施の形態では、図3に示すように出力信号out1の立ち上がり時ににおいて、第2の入力信号in2の立ち上がりを第1の入力信号in1の立ち上がりより早くし、ノードN2の電位を上昇させるたまに、ノードN1の電位を上昇させるタイミングにより早くしている。又、出力信号out1の立ち下がり時に第2の入力信号in2の立ち下がりより遅くし、ノードN2の電位を下降させるタイミングより遅くしている。このようにすることで、ノードN1、N2間に各トランジスタTP1、TN1の耐圧を超える大きな電圧が生じないようになります。従って、PMOSトランジスタTP1及びNMOSトランジスタTN1の破損が必然に防止される。

【0043】上記したように、本実施の形態では、以下に示す作用効果を得ることができる。

【0044】本実施の形態の出力回路1.0では、各トランジスタTP1、TN1のゲートと、ソース、ドレインとの間ににおいて、その耐圧(2.5ボルト)を超える電圧を印加することなく、電源Vdd、Vsレベル(0~5ボルト)の範囲でフル振幅動作する出力信号out1が作出される。つまり、この出力回路1.0では、各トランジスタTP1、TN1の耐圧を上げることなく、各トランジスタTP1、TN1の耐圧を超える振幅の出力信号out1を出力すること

4

VLddレベルになり、第2の入力信号 i_1 が中間電圧 Vb レベルになると、上記したようにノードN1の電位が高電位側電源 Vdd レベルになり、ノードN2の電位が中間電圧 Vb レベルになる。

【0040】ノードN1の電位が高電位側電源 Vdd レベルになると、前記PMOSトランジスタTP1のゲート・ソース間電圧が2.5ボルトとなるため、該トランジスタTP1がオフとなる。又、ノードN2の電位が中間電圧 Vb レベルになると、前記PMOSトランジスタTP1のゲート・ソース間電圧が0ボルトとなるため、該トランジスタTP1がオフされる。従って、出力回路1の出力信号 o_1 が高電位側電源 Vdd レベルになる。

【0041】つまり、本実施の形態の出力回路1.0では、第1の入力信号 i_1 が中間電圧 Vb レベルになると、第2の入力信号 i_2 が低電位側電源 Vss レベルになると、その出力信号 o_1 が低電位側電源 Vss レベルになり、第1の入力信号 i_1 が高電位側電源 Vdd レベルになり、第2の入力信号 i_2 が中間電圧 Vb レベルになると、その出力信号 o_1 が高電位側電源 Vdd レベルになる。

【0042】しかも、この出力回路1.0では、各トランジスタTP1, TN1のゲートと、ソース・ドラインとの間ににおいて、その耐圧(2.5ボルト)を超える電圧を印加することなく、電源 Vdd , Vss レベル(0~5ボルト)の範囲でフル幅動作する出力信号 o_1 を出すことができる。尚、本実施の形態では、図3に示すように出力信号 o_1 の立ち上がり時ににおいて、第2の入力信号 i_2 の立ち上がりを第1の入力信号 i_1 の立ち上がりより早くし、ノードN2の電位を上昇させるタイミングより早くして、ノードN1の電位を上昇させるタイミングより早くして、ノードN2の電位を立ち下がり時に第2の入力信号 i_2 の立ち下がりを第1の入力信号 i_1 の立ち下がりより遅くし、ノードN2の電位を下降させるタイミングより遅くしている。このようにすることで、ノードN1, N2間に各トランジスタTP1, TN1の耐圧を超える大きな電圧が生じないようにすることができる。従つて、PMOSトランジスタTP1及びNMOSトランジスタTN1の破損が必然に防止される。

【0043】上記したように、本実施の形態では、以下に示す作用効果を得ることができる。

(1) 本実施の形態の出力回路1.0では、各トランジスタTP1, TN1のゲートと、ソース・ドラインとの間ににおいて、その耐圧(2.5ボルト)を超える電圧を印加することなく、電源 Vdd , Vss レベル(0~5ボルト)の範囲でフル幅動作する出力信号 o_1 が高出力される。つまり、この出力回路1.0では、各トランジスタTP1, TN1の耐圧を上げることなく、各トランジスタTP1, TN1の耐圧を超える振幅の出力信号 o_1 を出力することができる。

【0044】(2) 本実施の形態では、図3に示すように出力回路1の立ち上がり時ににおいて、第2の入力信号*i*2の立ち上がりを第1の入力信号*i*1の立ち上がりにより早くし、ノードN2の電位を上昇させるタイミングをノードN1の電位を上昇させるタイミングより早くするようにした。又、出力信号*o*1の立ち上がり時間では、第2の入力信号*i*1の立ち上がりより遅くし、ノードN2の電位信号*v*1の立ち上がりより遅くし、ノードN1の電位を下降させるタイミングをノードN2の電位を下降させるタイミングより遅くするようにした。そのため、ノードN1、N2間に各トランジスタTPI、TNIの耐圧を超える大きな電圧差が生じないようにすることができる。従って、PMOSトランジスタTPI及びNMOSトランジスタTNIの破損を未然に防止することができる。

【0045】(第2の実施の形態)以下、本明細書を具体化した第2の実施の形態を図4に従って説明する。尚、本実施の形態では、図2に示す第1の実施の形態と同様の構成については同一の符号を付して、その詳細な説明を省略する。

【0046】図4は、本実施の形態における出力回路10を示す。本実施の形態の出力回路10は、前記第1及び第2のソースフォロワ回路1、1、3が同じく電位制御回路を構成するソース電位制御回路としての第1及び第2の構成バータ回路15、16に置換されている。即ち、ノードN1には第1のインバータ回路15の出力信号が取出され、ノードN2には第2のインバータ回路16の出力信号が取出される。

【0047】第1のインバータ回路15には、動作電源として高電位側電源*Vdd*及び中間電圧*Vb*レベルの電源が供給される。第1のインバータ回路15の入力端子にノードN1の電位が中間電圧*Vb*レベルと比較され、高電位側電源*Vdd*レベルと中間電圧*Vb*レベルとの間で変化する第1の入力信号*i*1が入力される。そして、この第1の入力信号*i*1が高電位側電源*Vdd*レベルになると、第1のインバータ回路15の出力端子、即ち前記ノードN1の電位が中間電圧*Vb*レベルになる。

一方、第1の入力信号*i*1が中間電圧*Vb*レベルになると、前記ノードN1の電位が高電位側電源*Vdd*レベルになら。

【0048】第2のインバータ回路16には、動作電源として中間電圧*Vb*レベルの電源及び低電位側電源*Vss*が供給される。第2のインバータ回路16の入力端子にノードN2の電位が中間電圧*Vb*レベルと比較され、低電位側電源*Vss*レベルと中間電圧*Vb*レベルとの間で変化する第2の入力信号*i*2が入力される。そして、この第2の入力信号*i*2が中間電圧*Vb*レベルになると、第2のインバータ回路16の出力端子、即ち前記ノードN2の電位が低電位側電源*Vss*レベルになる。

一方、第2の入力信号*i*2が低電位側電源*Vss*レベルになると、前記ノードN2の電位が中間電圧*Vb*レベルになら。

【0049】そして、出力回路10は、第1及び第2の

16

入力信号 i_{n1} 、 i_{n2} に基づいて、インバータ回路の出力信号 v_{dd} が構成されています。
 1の出力端子から電源 v_{dd} 、 v_{ss} レベルの範囲でフル機能動作する出力信号 v_{out} が作出されるよう構成されています。

[0050] このように構成された出力回路 10 は、第1の入力信号 i_{n1} が高電位側電源 v_{dd} レベルにない、第2の入力信号 i_{n2} が中間電圧 v_b レベルになると、前記N MOSトランジスタTP1がオフされ、第2の入力信号 i_{n2} が高電位側電源 v_{dd} レベルになると、前記N MOSトランジスタTN1のゲート電圧が2.5ボルトとなるため、ノードN 1の電位が中間電圧 v_b レベルになり、ノードN 2の電位が高電位側電源 v_{dd} レベルになります。

[0051] ノードN 1の電位が中間電圧 v_b レベルになると、前記PMOSトランジスタTP1のゲート・ソース間電圧が0ボルトとなるため、該トランジスタTP1がオフされ、又、ノードN 2の電位が高電位側電源 v_{dd} レベルになると、前記N MOSトランジスタTN1のゲート電圧が2.5ボルトとなるため、該トランジスタTP1がオンされる。

[0052] 又、第1の入力信号 i_{n1} が中間電圧 v_b レベルになると、第2の入力信号 i_{n2} が低電位側電源 v_{ss} レベルになると、上記したようにノードN 1の電位がノードN 2の電位が中間電圧 v_b レベルになると、出力回路 10 の出力信号 v_{out} は、低電位側電源 v_{ss} レベルになる。

[0053] ノードN 1の電位が高電位側電源 v_{dd} レベルになると、前記PMOSトランジスタTP1のゲート・ソース間電圧が2.5ボルトとなるため、該トランジスタTP1がオフされる。又、ノードN 2の電位が中間電圧 v_b レベルになると、前記N MOSトランジスタTN1のゲート・ソース間電圧が0ボルトとなるため、該トランジスタTN1がオフされる。従って出力回路 10 の出力信号 v_{out} は、高電位側電源 v_{dd} レベルになる。

[0054] つまり、本実施形態の形態の出力回路 10 は、第1の入力信号 i_{n1} が高電位側電源 v_{dd} レベルになると、第2の入力信号 i_{n2} が中間電圧 v_b レベルになると、その出力信号 v_{out} が低電位側電源 v_{ss} レベルになり、第1の入力信号 i_{n1} が中間電圧 v_b レベルになり、第2の入力信号 i_{n2} が高電位側電源 v_{dd} レベルになると、その出力信号 v_{out} が高電位側電源 v_{dd} レベルになる。

[0055] しかも、この出力回路 10 では、各トランジスタTP1、TN1のゲートと、ソース・ドラインとにおいて、その耐圧 (2.5ボルト) を超える電圧印加することなく、電源 v_{dd} 、 v_{ss} レベル (0~5.0V) の範囲でフル機能動作する出力信号 v_{out} を出力することができます。

[0056] 尚、本実施形態においても前記第1の実施形態と同様に、ノードN 1、N 2間に各トランジスタTP1、TN1の耐圧を超える大きな電圧差が生じないために、出力信号 v_{out} の立ち上がり時間において、ノードN 2の電位を上昇させるタイミングをノードN 1と同様に構成することができます。



図1
実施の形態における出力回路図2
実施の形態における出力回路

図4

第2の実施の形態における出力回路を示す回路図







図5

第3の実施の形態におけるレベルコンバータ回路を示す回路図


図3
第1の実施の形態における出力回路の動作を示す波形図


【図6】
第4の実施の形態におけるレベルコンバータ回路を示す回路図




【図7】

第5の実施の形態におけるレベルコンバータ回路を示す回路図





[図9]



(26)

[図10]

